MH10 core memory: Difference between revisions
Covers the basics |
Later CPU's use multiple ports to increase memory bandwidth |
||
| (7 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
The '''MH10''' was a [[core memory|core]] [[main memory]] system for the [[PDP-10]]s, principally the early [[KL10]]. An | The '''MH10''' was a [[core memory|core]] [[main memory]] system for the [[PDP-10]]s, principally the [[KI10]] and early [[KL10]]s. An MH10 could contain up to four 64KW memory banks<sup>*</sup>, for a maximum of 256KW (only 1, 2 or 4 bank operation is supported, however). The [[access time]] is .74 µseconds, and the [[cycle time]] is 1.18 µseconds; [[parity]] is provided to protect the memory contents. An MH10 contains a pair of 'controllers', with the controller used for any particular cycle selected by [[address]] bit 20. | ||
It was a [[multi-port memory]], with 8 ports per memory system: the [[Central Processing Unit|CPU]] uses one port (in a [[multi-processor]] system, one per CPU); the others are used by | It was a [[multi-port memory]], with 8 ports per memory system: the [[Central Processing Unit|CPU]] uses at least one port (in a [[multi-processor]] system, at least one per CPU); the others are used by [[channel]]s (such as a [[DF10 Data Channel|DF10]]) for [[mass storage]] such as [[disk]]s. | ||
It connected to the so-called external memory bus of the 18-or 22-bit address form. Each port | It connected to the so-called [[PDP-10 Memory Bus|external memory bus]] of the KA (18-bit address) or KI (22-bit address) form. Each port could be independently set to use 18- or 22-bit addresses, or to be disabled. Banks could also be independently enabled/disabled. The base address of an MH10 is switch-selectable; that address is used on all the ports, unlike the earlier [[PDP-10 memories]]. | ||
The MH10 supports two-way [[interleaving]] internally to an MH10, and four-way interleaving between a pair of MH10's (provided they are equally sized); any interleaving applies to all ports. For the two-way case, address bits 20 and 35 are exchanged, so that all even addresses are handled by controller 0, and odd by controller 1. | The MH10 supports two-way [[memory interleaving|interleaving]] internally to an MH10, and four-way interleaving between a pair of MH10's (provided they are equally sized); any interleaving applies to all ports. For the two-way case, address bits 20 and 35 are exchanged (recall that the PDP-10 uses [[big-endian]] numbering, so bit 35 is the low-order bit), so that all even addresses are handled by controller 0, and odd by controller 1. | ||
[[Category: PDP-10 | The MH10 shares components with the [[MM11-W core memory]] of the [[PDP-11]]: the G116 sense/inhibit and G236 XY Drive cards; and the H224-B core plane of the MG10 is a 19-bit version of the 18-/16-bit H224-C/D of the MM11-U. | ||
<nowiki>*</nowiki> - <i>DEC documentation conflicts on this; the 'MH10 Maintenance Manual', EK-MH10-MM-003, August 1977, says optionally four 64KW banks (pg. 1-1) - and has generally been followed for this writeup; the 'DECsystem-10 DECSYSTEM-20 Processor Reference Manual', AA-H391A-TK, July 1980, says two 128KW banks (pg. G-18).</i> | |||
==See also== | |||
* [[MG10 core memory]] | |||
==External links== | |||
* [http://www.bitsavers.org/pdf/dec/pdp10/memory/EK-MH10-MM-003_MH10_Maint_Aug77.pdf MH10 Maintenance Manual] (EK-MH10-MM-003) | |||
* [http://www.bitsavers.org/pdf/dec/pdp10/memory/MP00178_MH10_Schematic_Aug76.pdf MH10 Field Maintenance Print Set] (MP00178) | |||
[[Category: PDP-10 Memories]] | |||
Latest revision as of 10:40, 5 November 2023
The MH10 was a core main memory system for the PDP-10s, principally the KI10 and early KL10s. An MH10 could contain up to four 64KW memory banks*, for a maximum of 256KW (only 1, 2 or 4 bank operation is supported, however). The access time is .74 µseconds, and the cycle time is 1.18 µseconds; parity is provided to protect the memory contents. An MH10 contains a pair of 'controllers', with the controller used for any particular cycle selected by address bit 20.
It was a multi-port memory, with 8 ports per memory system: the CPU uses at least one port (in a multi-processor system, at least one per CPU); the others are used by channels (such as a DF10) for mass storage such as disks.
It connected to the so-called external memory bus of the KA (18-bit address) or KI (22-bit address) form. Each port could be independently set to use 18- or 22-bit addresses, or to be disabled. Banks could also be independently enabled/disabled. The base address of an MH10 is switch-selectable; that address is used on all the ports, unlike the earlier PDP-10 memories.
The MH10 supports two-way interleaving internally to an MH10, and four-way interleaving between a pair of MH10's (provided they are equally sized); any interleaving applies to all ports. For the two-way case, address bits 20 and 35 are exchanged (recall that the PDP-10 uses big-endian numbering, so bit 35 is the low-order bit), so that all even addresses are handled by controller 0, and odd by controller 1.
The MH10 shares components with the MM11-W core memory of the PDP-11: the G116 sense/inhibit and G236 XY Drive cards; and the H224-B core plane of the MG10 is a 19-bit version of the 18-/16-bit H224-C/D of the MM11-U.
* - DEC documentation conflicts on this; the 'MH10 Maintenance Manual', EK-MH10-MM-003, August 1977, says optionally four 64KW banks (pg. 1-1) - and has generally been followed for this writeup; the 'DECsystem-10 DECSYSTEM-20 Processor Reference Manual', AA-H391A-TK, July 1980, says two 128KW banks (pg. G-18).
See also
External links
- MH10 Maintenance Manual (EK-MH10-MM-003)
- MH10 Field Maintenance Print Set (MP00178)
