Difference between revisions of "DF10 Data Channel"
(Add list of models.) |
(Unredirect ITS.) |
||
| (7 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| − | The '''DF10 Data Channel''' is a [[channel]] for the early [[PDP-10]] models ([[KA10]] and [[KI10]]) which had the PDP-10 | + | The '''DF10 Data Channel''' is a [[channel]] for the early [[PDP-10]] models ([[KA10]] and [[KI10]]) which had the [[PDP-10 Memory Bus]] as a standard bus. It can connect to [[multi-port memory]] banks either directly, or via an [[MX10 Memory Data Multiplexor]]. It is also connected indirectly (through the [[device controller]]s which attach to it) to the system's [[PDP-10 I/O Bus|I/O bus]], to allow the [[Central Processing Unit|CPU]] to control it. |
It has limited capabilities, compared to most channels from other manufacturers: it supports only the following types of [[channel command word]]s: | It has limited capabilities, compared to most channels from other manufacturers: it supports only the following types of [[channel command word]]s: | ||
| Line 8: | Line 8: | ||
* Transfer data to/from memory | * Transfer data to/from memory | ||
| − | It is used with | + | It is used with device controllers such as the [[RP10 disk controller]], [[TM10 Magnetic Tape Control]], and [[RH10 MASSBUS controller]]. |
| − | == Models == | + | ==Models== |
* DF10 | * DF10 | ||
| Line 22: | Line 22: | ||
* MIT modified DF10 | * MIT modified DF10 | ||
| − | Used on the [[KA10]] DM and ML machines running [[ITS]]. The control word has the negated word count in bits 3-17, and the 21-bit memory address is split with bits 15-17 inverted in control bits 0-2, and bits 18-35 in the right half of the control word. | + | Used on the [[Project MAC]] [[KA10]] DM and ML machines running [[Incompatible Timesharing System|ITS]]. The control word has the negated word count in bits 3-17, and the 21-bit memory address is split with bits 15-17 inverted in control bits 0-2, and bits 18-35 in the right half of the control word. |
{{semi-stub}} | {{semi-stub}} | ||
| − | [[Category: | + | ==External links== |
| + | |||
| + | * [http://bitsavers.org/pdf/dec/pdp10/periph/DEC-10-I8BA-D_DF10_Maint_Jun68.pdf DF10 Data Channel Maintenance Manual] (DEC-10-I8BA-D) | ||
| + | * [http://bitsavers.org/pdf/dec/pdp10/periph/DEC-10-I8BB-D_DF10_Data_Channel_Maintenance_Manual_Feb70.pdf DF10 Data Channel Maintenance Manual] (DEC-10-I8BB-D) | ||
| + | * [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/DEC-10-HDFC-D%20DF10%20Data%20Channel.pdf DF10 Data Channel Maintenance Manual] (DEC-10-HDFC-D) | ||
| + | * [http://bitsavers.org/pdf/dec/pdp10/periph/A-MN-DF10-C_MAN1_DF10-C_Data_Channel_Maintenance_Manual_Oct74.pdf DF10-C Data Channel Maintenance Manual] (A-MN-DF10-C_MAN1) | ||
| + | * [http://bitsavers.org/pdf/dec/pdp10/periph/DF10_Engineering_Drawings.pdf DF10 Engineering Drawings] | ||
| + | * [http://bitsavers.org/www.computer.museum.uq.edu.au/pdf/DEC-10-XSRMA-A-D%20DECsystem10%20System%20Reference%20Manual.pdf DECsystem-10 System Reference Manual] - documents the DF10 in section 5-1 (pp. 183-188 of the PDF) | ||
| + | |||
| + | [[Category: PDP-10s]] | ||
Latest revision as of 06:32, 6 September 2023
The DF10 Data Channel is a channel for the early PDP-10 models (KA10 and KI10) which had the PDP-10 Memory Bus as a standard bus. It can connect to multi-port memory banks either directly, or via an MX10 Memory Data Multiplexor. It is also connected indirectly (through the device controllers which attach to it) to the system's I/O bus, to allow the CPU to control it.
It has limited capabilities, compared to most channels from other manufacturers: it supports only the following types of channel command words:
- End of program
- Jump to new CCW list
- Discard data
- Transfer data to/from memory
It is used with device controllers such as the RP10 disk controller, TM10 Magnetic Tape Control, and RH10 MASSBUS controller.
Models
- DF10
Introduced 1968 for use with the KA10. Control words have a negated 18-bit word count in the left half, and an 18-bit memory address in the right half.
- DF10-C
Introduced for use with the KI10. The memory address is expanded to 22 bits, and the control word is reduced to 14 bits.
- MIT modified DF10
Used on the Project MAC KA10 DM and ML machines running ITS. The control word has the negated word count in bits 3-17, and the 21-bit memory address is split with bits 15-17 inverted in control bits 0-2, and bits 18-35 in the right half of the control word.
External links
- DF10 Data Channel Maintenance Manual (DEC-10-I8BA-D)
- DF10 Data Channel Maintenance Manual (DEC-10-I8BB-D)
- DF10 Data Channel Maintenance Manual (DEC-10-HDFC-D)
- DF10-C Data Channel Maintenance Manual (A-MN-DF10-C_MAN1)
- DF10 Engineering Drawings
- DECsystem-10 System Reference Manual - documents the DF10 in section 5-1 (pp. 183-188 of the PDF)
