Difference between revisions of "Ampex ARM10"
From Computer History Wiki
(Unredirect ITS.) |
(Add ARM-10LS) |
||
| Line 1: | Line 1: | ||
| − | The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus|external memory bus]]. There were | + | The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus|external memory bus]]. There were several different forms (certainly at least three), sharing only the name: |
| − | Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code|ECC]]-protected [[semiconductor]] memory (using 64K | + | * the '''ARM10''', a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[Incompatible Timesharing System|ITS]] machine); |
| + | * the large '''ARM-10L''' was also a core system (one was attached to the [[KL10]] MIT-MC ITS machine) | ||
| + | * the '''ARM-10LS''', known from [[Digital Equipment Corporation|DEC]] documentation, which seems to have been, effectively, an ARM-10L which used [[Dynamic RAM|DRAM]]s instead of core | ||
| + | |||
| + | Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code|ECC]]-protected [[semiconductor]] memory (using 64K DRAMs)"; that was likely the [[Ampex ARM20]]. | ||
{{semi-stub}} | {{semi-stub}} | ||
| Line 10: | Line 14: | ||
** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module | ** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module | ||
** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module | ** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module | ||
| + | * [https://www.computerhistory.org/collections/catalog/102691333 ARM 10LS memory] - ARM-10LS unit at the CHM | ||
| + | * [http://www.bitsavers.org/pdf/dec/pdp10/KL10/EK-OKL10-MG-004_KL10_Maintenance_Guide_Update_Jun86.pdf KL10 Maintenance Guide Update] (EK-OKL10-MG-004) - the ARM-10LS is covered on pp. 163-196 of the PDF | ||
[[Category: PDP-10 Memories]] | [[Category: PDP-10 Memories]] | ||
Latest revision as of 02:56, 11 November 2023
The Ampex ARM10 was main memory for the PDP-10, which connected to the external memory bus. There were several different forms (certainly at least three), sharing only the name:
- the ARM10, a 256K word core memory unit (reported on the KA10 MIT-AI ITS machine);
- the large ARM-10L was also a core system (one was attached to the KL10 MIT-MC ITS machine)
- the ARM-10LS, known from DEC documentation, which seems to have been, effectively, an ARM-10L which used DRAMs instead of core
Finally, there are reports of one which provided "four mega-words of ECC-protected semiconductor memory (using 64K DRAMs)"; that was likely the Ampex ARM20.
External links
- ARM 10L memory - ARM-10L unit at the Computer History Museum
- Magnetic core memory - core module
- Magnetic core memory - core module
- ARM 10LS memory - ARM-10LS unit at the CHM
- KL10 Maintenance Guide Update (EK-OKL10-MG-004) - the ARM-10LS is covered on pp. 163-196 of the PDF
