From Computer History Wiki
Jump to: navigation, search

The M-bus from DEC was a unique synchronous bus used in some VAXstations. It supported a 32-bit main memory address space, and 32-bit data transfers (although memory operations always transferred 4 longwords of data at a time).

Arbitration for use of the M-bus used a distributed LRU mechanism. The M-bus had considerable support for caches, including the capability to allow caches in CPUs connected to the M-bus to maintain consistent data. The M-bus also supported interrupts from peripherals to CPUs. It used parity for error detection.

External links