Difference between revisions of "KD11-Z CPU"

From Computer History Wiki
Jump to: navigation, search
m (Hardware Details: typo)
m (+New category)
 
(3 intermediate revisions by 2 users not shown)
Line 1: Line 1:
The '''KD11-Z CPU''' was the [[Central Processing Unit|CPU]] of the [[PDP-11/44]]; the letter code 'Z' was a tip to the fact that it was the last native [[UNIBUS]] [[PDP-11]] CPU, and the last to be made out of discrete [[integrated circuit|chips]], and not a [[microprocessor]].
+
The '''KD11-Z CPU''' was the [[Central Processing Unit|CPU]] of the [[PDP-11/44]]; the terminal letter code 'Z' was a tip to the fact that it was the last [[PDP-11]] CPU to be made out of discrete [[integrated circuit|chips]], and not a [[microprocessor]], and also nearly the last native [[UNIBUS]] CPU (except for the [[KDF11-U CPU|KDF11-U]]).
  
 
The KD11-Z used the [[Extended UNIBUS]] for its [[bus]] to [[main memory]], allowing it to have up to 4 mega-[[byte]]s of main memory. All devices were attached to a semi-separate [[UNIBUS]] (it and the EUB shared data lines, but not address lines); [[Direct Memory Access|DMA]] devices could gain access to the memory via a [[UNIBUS map]] which connected the two, and mapped UNIBUS addresses to main memory addresses.
 
The KD11-Z used the [[Extended UNIBUS]] for its [[bus]] to [[main memory]], allowing it to have up to 4 mega-[[byte]]s of main memory. All devices were attached to a semi-separate [[UNIBUS]] (it and the EUB shared data lines, but not address lines); [[Direct Memory Access|DMA]] devices could gain access to the memory via a [[UNIBUS map]] which connected the two, and mapped UNIBUS addresses to main memory addresses.
  
Full [[PDP-11 Memory Management]] and a [[cache]] (the [[KK11-C Cache Memory|KK11-B]]) were standard on all KD11-Z's. It also supported the optional [[FP11-F Floating-Point Processor|FP11-F]] [[floating point]] (full [[FP11 floating point]]) and/or the [[KE44-A Commercial Instruction Set Processor]]; these plugged into dedicated slots in the CPU [[backplane]] (it could work with either, or both).
+
Full [[PDP-11 Memory Management]] and a [[cache]] (the [[KK11-B Cache Memory|KK11-B]]) were standard on all KD11-Z's. It also supported the optional [[FP11-F Floating-Point Processor|FP11-F]] [[floating point]] (full [[FP11 floating point]]) and/or the [[KE44-A Commercial Instruction Set Processor]]; these plugged into dedicated slots in the CPU [[backplane]] (it could work with either, or both).
  
 
==Hardware Details==
 
==Hardware Details==
Line 17: Line 17:
 
In addition, a single dual board, the M7090 Console Interface module, held a number of [[Berg connector]] headers used for various [[input/output]] functions.
 
In addition, a single dual board, the M7090 Console Interface module, held a number of [[Berg connector]] headers used for various [[input/output]] functions.
  
These were placed in a 14-slot CPU-specific [[backplane]], along with the optional FP11-F and KE44-A, and all the main memory cards (the EUB was only present on the main backplane), leaving two slots (one [[Modified UNIBUS Device|MUD/SPC]] slot, and one [[Small Peripheral Controller|SPC]] slot, which also contained the 'UNIBUS out').
+
These were placed in a 14-slot CPU-specific [[backplane]] ([[DEC part number]] 70-16502 for the complete assembly, 54-13593/50-13592 for the [[printed circuit board|PCB]]), along with the optional FP11-F and KE44-A, and all the main memory cards (M8722 [[MS11-M MOS memory|MS11-M]], or later the M8743 [[MS11-P MOS memory|MS11-P]]); the EUB was only present on the main backplane. That left two slots, one [[Modified UNIBUS Device|MUD/SPC]] slot, and one [[Small Peripheral Controller|SPC]] slot, which also contained the 'UNIBUS out'.
  
 
Board locations are:
 
Board locations are:
Line 43: Line 43:
 
| 8 || colspan="6" style="text-align:center;" | M7098 UNIBUS interface
 
| 8 || colspan="6" style="text-align:center;" | M7098 UNIBUS interface
 
|-
 
|-
| 9 || colspan="6" style="text-align:center;" | M8722 [[MS11-M MOS memory|MS11-M]]
+
| 9 || colspan="6" style="text-align:center;" | main memory
 
|-
 
|-
| 10 || colspan="6" style="text-align:center;" | M8722 MS11-M (optional)
+
| 10 || colspan="6" style="text-align:center;" | main memory (optional)
 
|-
 
|-
| 11 || colspan="6" style="text-align:center;" | M8722 MS11-M (optional)
+
| 11 || colspan="6" style="text-align:center;" | main memory (optional)
 
|-
 
|-
| 12 || colspan="6" style="text-align:center;" | M8722 MS11-M (optional)
+
| 12 || colspan="6" style="text-align:center;" | main memory (optional)
 
|-
 
|-
 
| 13 || colspan="6" style="text-align:center;" | MUD/SPC
 
| 13 || colspan="6" style="text-align:center;" | MUD/SPC
Line 55: Line 55:
 
| 14 || colspan="2" style="text-align:center;" | UNIBUS Out || colspan="4" style="text-align:center;" | SPC
 
| 14 || colspan="2" style="text-align:center;" | UNIBUS Out || colspan="4" style="text-align:center;" | SPC
 
|}
 
|}
 +
 +
[[Image:1144Power.jpg|300px|thumb|right|PDP-11/44 power cabling setup]]
  
 
The details of how the EUB and UNIBUS interoperated are not yet clear (it is not covered in [[Digital Equipment Corporation|DEC]]'s documentation); it was almost certainly similar to that used in the [[PDP-11/24#Implementation details|-11/24]].
 
The details of how the EUB and UNIBUS interoperated are not yet clear (it is not covered in [[Digital Equipment Corporation|DEC]]'s documentation); it was almost certainly similar to that used in the [[PDP-11/24#Implementation details|-11/24]].
  
{{PDP-11}}
+
The standard [[mounting box]] for the CPU was the [[BA11-A mounting box|BA11-A]], which is unusual in that it does not use only the standard [[DEC power distribution connectors]]; it provided special connections on a[[bus bar]]s in its power supply, and the KD11-Z backplane uses unique [[Flexprint cable]]s for power, which go to the special connections (see image).
 +
 
 +
==External links==
 +
 
 +
* [http://bitsavers.org/pdf/dec/pdp11/1144/MP00897_11X44sys_Dec79.pdf 11X44 Field Maintenance Print Set] - the KD11-Z Field Maintenance Print Set (MP00812) is on pp. 10-105
 +
* [http://bitsavers.org/pdf/dec/pdp11/1144/1144_SystemTechMan.pdf PDP-11/44 System Technical Manual] - the KD11-Z is covered in Chapters 2 and 6
  
[[Category: UNIBUS Processors]]
+
[[Category: PDP-11 UNIBUS Processors]]
[[Category: PDP-11 Processors]]
+
[[Category: Extended UNIBUS]]

Latest revision as of 14:59, 6 February 2024

The KD11-Z CPU was the CPU of the PDP-11/44; the terminal letter code 'Z' was a tip to the fact that it was the last PDP-11 CPU to be made out of discrete chips, and not a microprocessor, and also nearly the last native UNIBUS CPU (except for the KDF11-U).

The KD11-Z used the Extended UNIBUS for its bus to main memory, allowing it to have up to 4 mega-bytes of main memory. All devices were attached to a semi-separate UNIBUS (it and the EUB shared data lines, but not address lines); DMA devices could gain access to the memory via a UNIBUS map which connected the two, and mapped UNIBUS addresses to main memory addresses.

Full PDP-11 Memory Management and a cache (the KK11-B) were standard on all KD11-Z's. It also supported the optional FP11-F floating point (full FP11 floating point) and/or the KE44-A Commercial Instruction Set Processor; these plugged into dedicated slots in the CPU backplane (it could work with either, or both).

Hardware Details

The basic KD11-Z CPU consisted of five hex boards:

  • M7094 Data Path module
  • M7095 Control module
  • M7096 Multifunction module
  • M7097 KK11-B Cache module
  • M7098 UNIBUS interface module

In addition, a single dual board, the M7090 Console Interface module, held a number of Berg connector headers used for various input/output functions.

These were placed in a 14-slot CPU-specific backplane (DEC part number 70-16502 for the complete assembly, 54-13593/50-13592 for the PCB), along with the optional FP11-F and KE44-A, and all the main memory cards (M8722 MS11-M, or later the M8743 MS11-P); the EUB was only present on the main backplane. That left two slots, one MUD/SPC slot, and one SPC slot, which also contained the 'UNIBUS out'.

Board locations are:

Connector
Slot A B C D E F
1 M7090 CIM M7091 CIS
2 M7092 CIS
3 M7093 Floating point
4 M7094 Data paths
5 M7095 Control
6 M7096 MFM
7 M7097 Cache
8 M7098 UNIBUS interface
9 main memory
10 main memory (optional)
11 main memory (optional)
12 main memory (optional)
13 MUD/SPC
14 UNIBUS Out SPC
PDP-11/44 power cabling setup

The details of how the EUB and UNIBUS interoperated are not yet clear (it is not covered in DEC's documentation); it was almost certainly similar to that used in the -11/24.

The standard mounting box for the CPU was the BA11-A, which is unusual in that it does not use only the standard DEC power distribution connectors; it provided special connections on abus bars in its power supply, and the KD11-Z backplane uses unique Flexprint cables for power, which go to the special connections (see image).

External links