Difference between revisions of "KA10"
From Computer History Wiki
(Unredirect ITS.) |
m (→External link: +one from Paul Allen's collection at the LCM) |
||
| Line 32: | Line 32: | ||
It was also the machine on which the [[Incompatible Timesharing System|ITS]] and [[TENEX]] [[operating system]]s were developed, after the machines were modified to provide [[virtual memory|paging]]. | It was also the machine on which the [[Incompatible Timesharing System|ITS]] and [[TENEX]] [[operating system]]s were developed, after the machines were modified to provide [[virtual memory|paging]]. | ||
| + | <br clear=all> | ||
==See also== | ==See also== | ||
| Line 43: | Line 44: | ||
* [http://www.bitsavers.org/pdf/dec/modules/KI10_moduleSchems_V1_Oct74.pdf PDP-10 module schematics Vol.1] | * [http://www.bitsavers.org/pdf/dec/modules/KI10_moduleSchems_V1_Oct74.pdf PDP-10 module schematics Vol.1] | ||
* [http://www.bitsavers.org/pdf/dec/modules/KI10_moduleSchems_V2_Oct74.pdf PDP-10 module schematics Vol.2] | * [http://www.bitsavers.org/pdf/dec/modules/KI10_moduleSchems_V2_Oct74.pdf PDP-10 module schematics Vol.2] | ||
| + | * [https://onlineonly.christies.com/s/firsts-history-computing-paul-g-allen-collection/dec-pdp-10-ka10-mainframe-computer-112/230050?ldp_breadcrumb=back DEC PDP-10 KA10 mainframe computer] - one from [[Paul Allen]]'s collection at the [[Living Computer Museum|LCM]], includes several images | ||
[[Category: PDP-10 Processors]] | [[Category: PDP-10 Processors]] | ||
Revision as of 14:43, 22 April 2025
| KA10 | |
 KA10-based PDP-10 system | |
| Manufacturer: | Digital Equipment Corporation |
|---|---|
| Architecture: | PDP-10 |
| Year Design Started: | January, 1966 |
| Year First Shipped: | September, 1967 |
| Form Factor: | mainframe |
| Word Size: | 36 bits |
| Logic Type: | silicon transistors and diodes |
| Design Type: | asynchronous with hardware subroutines |
| Instruction Speed: | 3 μsec (approximately - different instructions take different amounts of time, the CPU is not synchronous) |
| Memory Speed: | 1.0 μsec (fast), 1.8 μsec (slow) |
| Physical Address Size: | 18 bits (normal), 19/20 (ITS paging box), ?? (TENEX paging box) |
| Virtual Address Size: | 18 bits |
| Memory Management: | dual base and bounds register pairs (non-customized machines) |
| Operating System: | Monitor, ITS, WAITS, TENEX |
| Predecessor(s): | PDP-6 |
| Successor(s): | KI10 |
| Price: | US$150K (CPU), US$300-700K (system) |
The KA10 was the first generation of PDP-10 processors (themselves, exact re-implementations of the earlier PDP-6 architecture). It was built out of discrete transistors, on short single FLIP CHIP cards, plugged into large custom-wired backplanes.
It had hardware support for time-sharing (two modes, 'User' and 'Executive'), as well as base and bounds memory management hardware. These were used in the first DECsystem-10 models, running TOPS-10.
It was also the machine on which the ITS and TENEX operating systems were developed, after the machines were modified to provide paging.
See also
External links
- BitSavers KA10 documents
- PDP-10 module schematics Vol.1
- PDP-10 module schematics Vol.2
- DEC PDP-10 KA10 mainframe computer - one from Paul Allen's collection at the LCM, includes several images
