Search results

From Computer History Wiki
Jump to: navigation, search
  • .... It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 9.6K bits/second. ...tocol in use on the line, were supported. The [[character]] length was 8 [[bit]]s; the [[sync character]] was selectable under program control, as well as
    5 KB (809 words) - 04:21, 18 February 2023
  • | transfer rate = 62.5 KW/sec (60Hz)<br>52.1 KW/sec (50Hz) ...recorded data on a single nickel-cobalt plated surface. The data transfer rate was 62.5K words per second (operating on 60 Hz power), or 52.083 words per
    1 KB (173 words) - 22:13, 14 August 2023
  • |Transfer Rate |8-bit ISA
    2 KB (316 words) - 15:15, 24 April 2024
  • .... It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuratio ...rogram]]-selectable to 5-8 [[bit]]s (byte-oriented protocols) or 1-8 bits (bit-oriented). A variety of CRC algorithms were supported for error detection;
    6 KB (858 words) - 14:28, 17 February 2023
  • ...to Bell 300 series modems, such as the model 303, and equivalents). [[Baud rate]]s of up to 9.6K bits/second were supported by the EIA interface, and up to The [[character]] length (5, 6, 7 or 8 [[bit]]s), and the [[sync character]], were selectable; [[parity]] (even or odd)
    6 KB (817 words) - 04:21, 18 February 2023
  • ...to Bell 300 series modems, such as the model 303, and equivalents). [[Baud rate]]s of up to 10K bits/second were supported by the EIA interface, and up to The [[character]] length (up to 16 [[bit]]s), the [[sync character]], idling (sending the sync character), and disca
    8 KB (1,222 words) - 04:17, 18 February 2023
  • ...ell 200 series [[modem]]s, such as the model 201, and equivalents). [[Baud rate]]s of up to 9.6K bits/second were supported by the EIA interface. The [[character]] length (5, 6, 7 or 8 [[bit]]s), and the [[sync character]], were selectable; [[parity]] (even or odd)
    5 KB (723 words) - 14:39, 17 February 2023
  • .... It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuratio ...rogram]]-selectable to 5-8 [[bit]]s (byte-oriented protocols) or 1-8 bits (bit-oriented). A variety of CRC algorithms were supported for error detection;
    4 KB (508 words) - 03:39, 16 February 2023
  • ...or repeated [[interrupt]]s at a programmed rate (at a multiple of the base rate). Four different base clock rates are available: * line rate from the [[alternating current|AC]] power provided to the [[power supply]]
    2 KB (288 words) - 14:22, 10 February 2022
  • | 4-bit [[Transceiver]] [[#ref_12|[12]]][[#ref_14|[14]]] | 16-Word by 4-bit [[Register file|Register File]] [[#ref_12|[12]]][[#ref_14|[14]]]
    36 KB (3,420 words) - 05:36, 5 November 2022
  • ...s/second (depending on the line module used and cable length) providing 16-bit [[CRC]], and supports point-to-point operation only. The DMC11 supports the [[DDCMP]] (version 3.1 only) and [[Bit Stuff]] line [[protocol|protocols]]; a [[ROM]]-controlled [[microprocessor]
    2 KB (324 words) - 22:46, 13 May 2023
  • bit memory errors to the System Error Logger. (Changed slew rate controlling resistors to 10K
    38 KB (3,857 words) - 14:02, 2 July 2022
  • ...to Bell 300 series modems, such as the model 303, and equivalents). [[Baud rate]]s of up to 9.6K bits/second were supported by the EIA interface, and up to The [[character]] length (5, 6, 7 or 8 [[bit]]s), and the [[sync character]], were selectable; [[parity]] (even or odd)
    7 KB (953 words) - 18:38, 5 January 2024
  • ...he pair being made up from two 12-[[bit]] microsequencers which share a 16-bit [[arithmetic logic unit|ALU]]. The two microprocessors execute interleaved ...d buffering, the module contains a bus burst size parameter (called "burst rate" in the documentation) set by software, which sets the number of double-wor
    6 KB (888 words) - 10:56, 31 August 2023
  • ** 72,000 bytes per second transfer rate ** 1600 bit/in phase encoded ANSI compatible recording
    3 KB (475 words) - 01:01, 1 January 2024
  • ...orola MC68000]] [[microprocessor]], and also contained a [[raster]]-scan [[bit-mapped display]], and an [[Ethernet|Experimental Ethernet]] [[network inter ...vector writing speeds of 1 pixel per microsecond, raster manipulation at a rate of up to 16 pixels per microsecond, a parts cost of less than $2,000. Even
    2 KB (343 words) - 16:12, 29 January 2023
  • ...B03 Video Controller''' is an [[M-bus]] double-buffered 8/24 plane color [[bit-mapped display]] subsystem for the [[VAXstation 3520/3540]]. ...ay refresh]] rate, 3D hardware acceleration and (when fully configured) 24-bit true color. it also supports a [[keyboard]], and also a [[mouse]] or [[tabl
    2 KB (290 words) - 10:21, 17 April 2024
  • DOUBLE THE RATE AT WHICH IT TAKES OVER DECKS OF YOUR SHIP. DOING THIS CUTS THE ENEMY’S RATE OF SPREAD IN HALF.
    64 KB (10,642 words) - 19:18, 1 February 2024
  • | transfer rate = 1.2 Mbytes/sec | sectors = 30 (18 bit words)<br>31 (16 bit words)
    2 KB (306 words) - 11:10, 31 August 2023
  • ...BB identification label shows the SBB device, the shelf bus type (8- or 16-bit), and user specific information. :: '''N''' is a 8-bit device
    5 KB (767 words) - 19:51, 22 August 2023
  • ...isleading, for several reasons) on that to produce a bit stream, at a data rate of 5 Mbits/sec. Towards the end of its lifetime, [[run-length limited codin
    3 KB (523 words) - 17:20, 2 December 2023
  • ...rd, which has special keys for performing graphics functions, and the VT36 rate-type joystick. By combining a powerful 16-bit microprocessor, dedicated to the control of the display, with sophisticated
    16 KB (2,398 words) - 12:26, 27 February 2024
  • ...tic field]] flux in the middle of every [[bit]]-time; whether a particular bit is '0' or '1' is indicated by the direction of the flux transition. ...g a rate of twice as many changes in the direction of magnetization as the rate of the raw data to be stored on it.
    1 KB (248 words) - 16:25, 20 April 2024
  • ...ing 256 [[word]]s (somewhat confusingly called 'sectors'), which were 22 [[bit]]s wide. Up to 53 additional lines may be added. (Line 037 is reserved for ...ion) instruction was the next one executed. Instructions are executed at a rate of 300 per second in the sequential address mode, and about 40,000 per seco
    7 KB (1,005 words) - 12:24, 2 April 2024
  • | transfer rate = 781 Kbytes/sec ...data formats: [[Phase Encoding]] (PE) or [[Group Coded Recording]] (GCR). Bit density is 1600 bits per inch for the PE format and 6250 bits per inch for
    2 KB (356 words) - 07:40, 20 April 2024
  • | transfer rate = 781 Kbytes/sec ...data formats: [[Phase Encoding]] (PE) or [[Group Coded Recording]] (GCR). Bit density is 1600 bits per inch for the PE format and 6250 bits per inch for
    2 KB (341 words) - 22:22, 21 April 2024
  • | transfer rate = 781 Kbytes/sec ..."Re-designed read/write electronics dramatically reduce the .. soft error rate ... These changes also improve the drive's ability to read tapes of margina
    3 KB (397 words) - 21:58, 21 April 2024

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)