KDJ11-B CPU

From Computer History Wiki
Jump to: navigation, search
M8190

The KDJ11-B CPU board (M8190) is the second-generation QBUS CPU card using the J-11 chip set of the PDP-11 (the first being the the KDJ11-A). It is a quad-height board, and is used in the PDP-11/83 and PDP-11/84 systems.

Its principal improvement over the KDJ11-A is its support of the Private Memory Interconnect bus, a high-performance variant of the QBUS; it also supports the KTJ11-B, a QBUS->UNIBUS adaptor.

It also provides a built-in serial console, and ROMs to contain diagnostic and boot programs, and an EEPROM to contain configuration information.

Like the KDJ11-A, the -B also contains an 8K-byte write-through cache (set size 1, block size 1 16-bit word), protected by parity; the KDJ11-B additionally provides two sets of tag fields for each cache entry, so that the CPU and DMA from the QBUS can interact with the cache simultaneously. Again, cache control logic inspects DMA transfers and invalidates cache entries for memory which is written to by a device.

Also like the KDJ11-A, it can also use the FPJ11 Floating Point Accelerator to speed up the FP11 implementation in the J-11.