Difference between revisions of "ITS machine configurations"
From Computer History Wiki
(First draft) |
m (Jnc moved page ITS machines configurations to ITS machine configurations without leaving a redirect: More natural plural) |
(No difference)
|
Revision as of 13:43, 5 February 2024
The configuration of the various Incompatible Timesharing System time-sharing PDP-10 mainframes at MIT (in the AI Lab, where it was born, and in LCS, only other organization to run it 'in production') are given here. They were all physically in Technology Square.
AI PDP-6
DM PDP-6
AI KA10
The AI machine was the first KA10 at MIT. It was initially installed as a 'slave' processor to the AI PDP-6 in a tightly-coupled multi-processor; later the two machines swapped roles. It was the first KA10 there to support virtual memory (an MIT custom modification).
- Eventually, 512KW of core memory: the 256KW Fabritek Core Memory moby, and another 256KW Ampex ARM10. Later they both (I think) went away, and HIC added a memory box that used CADR memory boards.
- Systems Concepts DC-10 - disk controller
- 8 x Calcomp drives
- Rubin 10-11 interface
- TV-11
- XGP-11
- CHAOS-11
- Systems Concepts DK-10
DM KA10
Another KA10, with a Systems Concepts DM-10 paging box, and also:
- 2 x 128KW MD10's
- a collection of other DEC early memory boxes (MA10's and/or MB10's) totalling 256KW
- an RP10
- its DF10
- a TM10 of some sort
- a TU20
- its DF10 (or did it share the other one)
ML KA10
Another KA10 with a DM-10, and also:
- 4 x 128KW MD10's
- an RP10
- 4? x RP03's
- 4 x Calcomp
- its DF10
- a TM10 of some sort
- a TU20
- its DF10 (or did it share the other one)
- eventually, a CH10
MC KL10
- 8 x MF10's (originally); later upgraded to MH10's.
- (later) An Ampex ARM10L 'external' memory box
- An RH10
- 3 RP04's
- Its DF10
- A TM10
- Some sort of high-end DEC magtape drive
- Its DF10
- A DTE20
- A DL10
- Another PDP-11/40, the 'IO-11'
- A DH11
- Later, first one, eventually three Trident drives
- Eventually a CH11
- Another PDP-11/40, the 'IO-11'
- 'KL-UDGE' LH 1822 interface (maybe a clock, too)
AI KS10
The KS10's were all pretty stock, hardware-wise; the ran custom microcode, to implement the 'MIT paging box'.
External links
- SYSTEM - archive of CONFIG > files
- Philippe Brou's images
- ML PDP-10 - back row, from the right: CPU, pager, 4xMD10 memories, RP10? and its DF10?
- Knight TV Controller - at short wall end
- MC KL-10 - several images
- CPU
- One wing - MF10's; also RH10 and its DF10 at the far end
- Memories - ARM10 on right, with MF10's behind
- The other wing - from right, the TM10, its DF10, the DL10, the 'I/O-11' (in blank cabinet), and the first Trident