Difference between revisions of "ITS machine configurations"

From Computer History Wiki
Jump to: navigation, search
(PDP-6'es.)
(Tweaks; magtape drives, etc)
Line 3: Line 3:
 
==AI PDP-6==
 
==AI PDP-6==
  
* At first, 16K core memory. 256K [[Fabritek Core Memory]] delivered summer 1966, but not fully working until a year later.  When timesharing moved to the newer PDP-10, the PDP-6 was reduced to the 16K memory again.
+
* The first [[PDP-6]] at MIT. At first, in only had 16KW of [[core memory]]. A 256KW [[Fabritek Core Memory]] was delivered summer 1966, but not fully working until a year later.  When [[time-sharing]] moved to the newer PDP-10, the PDP-6 was reduced to the 16KW memory again.
 
* One console teletype.
 
* One console teletype.
 
* In summer 1966, the teletype logic was modified by Tom Knight to support four more teletypes.
 
* In summer 1966, the teletype logic was modified by Tom Knight to support four more teletypes.
 
* [[GE Datanet 760]] with four CRT consoles.
 
* [[GE Datanet 760]] with four CRT consoles.
* MAR and one-proceed to support debugging under timesharing.
+
* MAR and one-proceed to support debugging under time-sharing.
 
* Briefly, Analex disk drive.
 
* Briefly, Analex disk drive.
 
* [[Data Disc]] M-6 disk drives.
 
* [[Data Disc]] M-6 disk drives.
Line 20: Line 20:
 
The AI machine was the first [[KA10]] at MIT. It was initially installed as a 'slave' processor to the AI PDP-6 in a tightly-coupled [[multi-processor]]; later the two machines swapped roles. It was the first KA10 there to support [[virtual memory]] (an MIT custom modification).
 
The AI machine was the first [[KA10]] at MIT. It was initially installed as a 'slave' processor to the AI PDP-6 in a tightly-coupled [[multi-processor]]; later the two machines swapped roles. It was the first KA10 there to support [[virtual memory]] (an MIT custom modification).
  
* Eventually, 512KW of [[core memory]]: the 256KW [[Fabritek Core Memory]] moby, and another 256KW [[Ampex ARM10]]. Later they both (I think) went away, and HIC added a memory box that used [[CADR]] memory boards.
+
* Eventually, 512KW of core memory: the 256KW Fabritek Core Memory moby, and another 256KW [[Ampex ARM10]]. Later they both (I think) went away, and HIC added a memory box that used [[CADR]] memory boards.
 
* [[Systems Concepts DC-10]] - disk controller
 
* [[Systems Concepts DC-10]] - disk controller
 
** 8 x Calcomp drives
 
** 8 x Calcomp drives
 
* [[TM10 Magnetic Tape Control|TM10A]]
 
* [[TM10 Magnetic Tape Control|TM10A]]
** [[TU10]]?
+
** [[TU20 Tape Transport|TU20]]
 
* [[Rubin 10-11 interface]]
 
* [[Rubin 10-11 interface]]
** TV-11
+
** TV-11 [[PDP-11/10]]
 
*** [[Knight TV system]]
 
*** [[Knight TV system]]
** XGP-11
+
** XGP-11 [[PDP-11/20]]
 
*** [[MIT UNIBUS XGP interface|XGP interface]]
 
*** [[MIT UNIBUS XGP interface|XGP interface]]
 
**** [[Xerox Graphics Printer‎|XGP]]
 
**** [[Xerox Graphics Printer‎|XGP]]
** CHAOS-11
+
** CHAOS-11 PDP-11/10
 
*** [[Chaosnet interface‎|CH11]]
 
*** [[Chaosnet interface‎|CH11]]
 
*** [[UNIBUS Experimental Ethernet interface]]
 
*** [[UNIBUS Experimental Ethernet interface]]
* [[1822 interface]]
+
* DH [[1822 interface]]
 
* [[Systems Concepts DK-10]]
 
* [[Systems Concepts DK-10]]
 
* TK10 TTY scanner
 
* TK10 TTY scanner
Line 49: Line 49:
 
* Its [[DF10 Data Channel|DF10]]
 
* Its [[DF10 Data Channel|DF10]]
 
* [[TM10 Magnetic Tape Control|TM10B]]
 
* [[TM10 Magnetic Tape Control|TM10B]]
** [[TU20]]?
+
** TU20
 
* Its DF10 (or did it share the other one?)
 
* Its DF10 (or did it share the other one?)
* Haverty [[1822 interface]]
+
* Metcalfe DH 1822 interface
 
* Morton serial line box
 
* Morton serial line box
  
Line 60: Line 60:
 
* 4 x 128KW MD10's
 
* 4 x 128KW MD10's
 
* RP10
 
* RP10
** 4? x RP03's
+
** 4 x RP03's
 
** 4 x Calcomp
 
** 4 x Calcomp
 
* Its DF10
 
* Its DF10
 
* TM10A
 
* TM10A
** [[TU20]]?
+
** TU20
* 1822 interface
+
* DH 1822 interface
 
* eventually, a [[CH10]]
 
* eventually, a [[CH10]]
  
Line 78: Line 78:
 
* Its DF10
 
* Its DF10
 
* TM10B
 
* TM10B
** Some sort of high-end DEC magtape drive
+
** TU41
 
* Its DF10
 
* Its DF10
 
* A [[DTE20 Ten-Eleven Interface|DTE20]]
 
* A [[DTE20 Ten-Eleven Interface|DTE20]]
Line 90: Line 90:
 
**** Initially one, eventually three Trident T-300 drives
 
**** Initially one, eventually three Trident T-300 drives
 
*** Eventually a CH11
 
*** Eventually a CH11
* 'KL-UDGE' LH [[1822 interface]] (maybe a clock, too)
+
* 'KL-UDGE' LH 1822 interface (maybe a clock, too)
  
 
==AI KS10==
 
==AI KS10==
  
The [[KS10]]'s were all pretty stock, hardware-wise; they also ran custom microcode. Also:
+
The [[KS10]]'s were all pretty stock, hardware-wise; like the KL10, they also ran custom microcode. Also:
  
 
* Disk [[RH11 MASSBUS controller]]
 
* Disk [[RH11 MASSBUS controller]]
Line 100: Line 100:
 
* Tape RH11
 
* Tape RH11
 
** [[TM03 magtape controller|TM03]]
 
** [[TM03 magtape controller|TM03]]
** Some sort of drive
+
*** [[TU78 Magnetic Tape Transport|TU78]]?
 
* [[LH-DH/11 Local/Distant Host Controller]]
 
* [[LH-DH/11 Local/Distant Host Controller]]
 
* CH11
 
* CH11

Revision as of 02:08, 7 February 2024

The configuration of the various Incompatible Timesharing System time-sharing PDP-10 mainframes at MIT (in the AI Lab, where it was born, and in LCS, only other organization to run it 'in production') are given here. They were all physically in Technology Square.

AI PDP-6

  • The first PDP-6 at MIT. At first, in only had 16KW of core memory. A 256KW Fabritek Core Memory was delivered summer 1966, but not fully working until a year later. When time-sharing moved to the newer PDP-10, the PDP-6 was reduced to the 16KW memory again.
  • One console teletype.
  • In summer 1966, the teletype logic was modified by Tom Knight to support four more teletypes.
  • GE Datanet 760 with four CRT consoles.
  • MAR and one-proceed to support debugging under time-sharing.
  • Briefly, Analex disk drive.
  • Data Disc M-6 disk drives.
  • IBM 2311 disk interface.

DM PDP-6

  • 32K core memory.

AI KA10

The AI machine was the first KA10 at MIT. It was initially installed as a 'slave' processor to the AI PDP-6 in a tightly-coupled multi-processor; later the two machines swapped roles. It was the first KA10 there to support virtual memory (an MIT custom modification).

DM KA10

Another KA10, with a Systems Concepts DM-10 paging box, and also:

  • 2 x 128KW MD10's
  • a collection of other DEC early memory boxes (MA10's and/or MB10's) totalling 256KW
  • RP10
  • Its DF10
  • TM10B
    • TU20
  • Its DF10 (or did it share the other one?)
  • Metcalfe DH 1822 interface
  • Morton serial line box

ML KA10

Another KA10 with a DM-10, and also:

  • 4 x 128KW MD10's
  • RP10
    • 4 x RP03's
    • 4 x Calcomp
  • Its DF10
  • TM10A
    • TU20
  • DH 1822 interface
  • eventually, a CH10

MC KL10

The CPU was a stock Model A; it ran custom microcode, though, to implement the 'MIT paging box'. The main memory and channels were also 100% stock. Also:

  • 8 x MF10's (originally); later upgraded to MH10's.
  • (later) An Ampex ARM10L 'external' memory box
  • An RH10
  • Its DF10
  • TM10B
    • TU41
  • Its DF10
  • A DTE20
  • A DL10
    • Another PDP-11/40, the 'IO-11'
      • A DH11
      • Later, a Trident controller
        • Initially one, eventually three Trident T-300 drives
      • Eventually a CH11
  • 'KL-UDGE' LH 1822 interface (maybe a clock, too)

AI KS10

The KS10's were all pretty stock, hardware-wise; like the KL10, they also ran custom microcode. Also:

MC KS10

No tape drive; backups must have been done over the Chaosnet.

  • Disk RH11
    • RP06
  • LH-DH/11
  • CH11
  • DZ11

ML KS10

  • Disk RH11
    • RP06
  • CH11
  • 4 x DZ11

MD KS10

  • Disk RH11
  • CH11
  • 4 x DZ11

External links