Difference between revisions of "VAX 8600"

From Computer History Wiki
Jump to: navigation, search
(Upgrade to a stub (!!))
m (CPU-clock corrected to 12.5MHz)
Line 13: Line 13:
 
| CPU-technology = ECL Gate Array
 
| CPU-technology = ECL Gate Array
 
| CPU-cycle = 80ns
 
| CPU-cycle = 80ns
| CPU-clock = 50MHz
+
| CPU-clock = 12.5MHz
 
| Instruction-buffer = 8 bytes [[#ref_1|[1]]]
 
| Instruction-buffer = 8 bytes [[#ref_1|[1]]]
 
| Translation-buffer = 512 entries [[#ref_1|[1]]]
 
| Translation-buffer = 512 entries [[#ref_1|[1]]]

Revision as of 13:52, 23 May 2023


VAX 8600
Summary
Announcement date: 31 October 1984
FRS date: March 1985
Codename: Venus
OS support (VMS): V4.0
CPU Details
CPU module: KA86
Number of processors: 1
VMS DCL CPU: 4
VMS DCL XCPU: 0
SID: 0408F3FE
XSID: 00000000
CPU technology: ECL Gate Array
CPU cycle time: 80ns
CPU clock: 12.5MHz
Instruction-buffer: 8 bytes [1]
Translation-buffer: 512 entries [1]
Gate delay: 1ns
Writable Control Store: 8K 86-bit words [1]
Cache: 16KB [1]
Compatibility mode: Yes
Console processor: T-11 [1]
Console device: RL02 [1]
Memory
Minimum memory: 4MB
Maximum memory: 368MB
Memory checking: 7-bit ECC/longword [1]
I/O
Max I/O throughput: 20MB/s
MASSBUS: 4 @ 2.0MB/s
UNIBUS: 7 @ 1.5MB/s
LAN support: optional
Performance
VUPs: 83.3MHz


The VAX 8600 was DEC's second-generation VAX, intended as the replacement for the VAX-11/780. It was intended to offer several time the performance of the /780, at roughly the same price. It could be field-upgraded to a VAX 8650.

References

  • [1] VAX Hardware Handbook Volume 1 - 1986.

External links