Difference between revisions of "VAX 9000 series"
m (+Cat) |
m (Add new formal group cat) |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
The '''VAX 9000 series''' was a high-performance [[VAX]], described by [[Digital Equipment Corporation|DEC]] as a '[[mainframe]] computer'. They were built around a System Control Unit (SCU), which allowed the configuration of tightly-coupled [[multi-processor]]s with up to 4 [[Central Processing Unit|CPUs]]. [[Main memory]] was also connected to the SCU. | The '''VAX 9000 series''' was a high-performance [[VAX]], described by [[Digital Equipment Corporation|DEC]] as a '[[mainframe]] computer'. They were built around a System Control Unit (SCU), which allowed the configuration of tightly-coupled [[multi-processor]]s with up to 4 [[Central Processing Unit|CPUs]]. [[Main memory]] was also connected to the SCU. | ||
| − | The CPUs were heavily [[pipeline]]d, and were built from [[emitter-coupled logic|ECL]] [[gate array]]s. The performance levels in the line ranged from 30 to 108 [[VUP]]s; the VAX 9000s supported [[vector processing]]. A 'service processor unit' (SPU) containing four [[MicroVAX II]] units acted as a [[front end]]; it was primarily tasked with overseeing the operation of the system, e.g. error detection and recovery. | + | The CPUs were heavily [[pipeline]]d, and were built from [[emitter-coupled logic|ECL]] [[gate array]]s. The performance levels in the line ranged from 30 to 108 [[VUP]]s; the VAX 9000s also supported [[vector processing]]. A 'service processor unit' (SPU) containing four [[MicroVAX II]] units acted as a [[front end]]; it was primarily tasked with overseeing the operation of the system, e.g. error detection and recovery. |
The VAX 9000 used the [[Extended Memory Interconnect|XMI]] as its [[input/output|I/O]] [[bus]]; up to 4 were possible in the largest systems. Models in the series included: | The VAX 9000 used the [[Extended Memory Interconnect|XMI]] as its [[input/output|I/O]] [[bus]]; up to 4 were possible in the largest systems. Models in the series included: | ||
| Line 13: | Line 13: | ||
** [[VAX 9000 model 440]] - quadruple-CPU | ** [[VAX 9000 model 440]] - quadruple-CPU | ||
| − | The | + | The 2x0 group and the 4x0 group differ primarily in their physical packaging and available configurations. |
[[Operating system]]s offered for them included [[VMS]] and [[Ultrix]] ([[VAXELN]] was supported only on the SPU). | [[Operating system]]s offered for them included [[VMS]] and [[Ultrix]] ([[VAXELN]] was supported only on the SPU). | ||
| Line 36: | Line 36: | ||
{{Nav VAX}} | {{Nav VAX}} | ||
| − | [[Category: | + | [[Category: VAX Mainframes]] |
| − | [[Category: | + | [[Category: VAX Families]] |
| + | [[Category: VAX 9000 Systems]] | ||
Latest revision as of 17:45, 20 May 2024
The VAX 9000 series was a high-performance VAX, described by DEC as a 'mainframe computer'. They were built around a System Control Unit (SCU), which allowed the configuration of tightly-coupled multi-processors with up to 4 CPUs. Main memory was also connected to the SCU.
The CPUs were heavily pipelined, and were built from ECL gate arrays. The performance levels in the line ranged from 30 to 108 VUPs; the VAX 9000s also supported vector processing. A 'service processor unit' (SPU) containing four MicroVAX II units acted as a front end; it was primarily tasked with overseeing the operation of the system, e.g. error detection and recovery.
The VAX 9000 used the XMI as its I/O bus; up to 4 were possible in the largest systems. Models in the series included:
- VAX 9000 Model 2x0
- VAX 9000 Model 4x0
- VAX 9000 Model 410 - single-CPU
- VAX 9000 Model 420 - double-CPU
- VAX 9000 Model 430 - triple-CPU
- VAX 9000 model 440 - quadruple-CPU
The 2x0 group and the 4x0 group differ primarily in their physical packaging and available configurations.
Operating systems offered for them included VMS and Ultrix (VAXELN was supported only on the SPU).
Hardware
The CPU was built out of Multi-Chip Units (MCUs). Each CPU was implemented with 13 MCUs, with each MCU containing several ECL macrocell arrays, which contained the CPU logic. The gate arrays were fabricated in Motorola's "MOSAIC III" process, a bipolar process with a drawn width of 1.75 micrometres and three layers of interconnect. The MCUs were installed into a CPU planar module, which accommodated 16 MCUs and was 24 by 24 inches (610 mm) in size.
The 200 group is air-cooled; the 400 group also uses water-cooling.
External links
- VAX 9000 - documentation at Bitsavers
- AQUARIUS/ARIDUS Preliminary Information Package - detailed examination of the VAX 9000 systems hardware
- VAX 9000 Family System Introduction (EK-9000S-SI-001)
- VAX 9000 Family System Technical Description (EK-KA90S-TD-001)
- The VAX 9000 Leasing Program (EB-N0776-57-90)
- VAX 9000 Series, Volume 2 Number 4 - Digital Technical Journal issue about the 9000 Family
| v • d • e VAX Computers and Operating Systems |
|---|
| VAX-11/7xx (including VAX 86x0) - VAX-11/780 • VAX-11/785 • VAX-11/750 • VAX-11/730 • VAX 8600 • VAX 8650
VAX 8000 series (excluding VAX 86x0, above) - VAX 82xx/83xx series • VAX 85xx/87xx/88xx series MicroVAXen (many types also come in VAXserver and VAXstation models) - MicroVAX I • MicroVAX II VAXstation Series - VAXstation I • VAXstation II Late Model VAXen - VAX 4000 series • VAX 6000 series • VAX 7000 series • VAX 9000 series • VAX 10000 series |
| Special Purpose VAXen - VAXft series • rtVAX series • Infoserver series
Clones - CM 1700 • TPA-11/580 |
