F-11 chip set

From Computer History Wiki
Revision as of 16:25, 17 September 2016 by Jnc (talk | contribs) (Start page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The F-11 chip set (code-named 'Fonz') was DEC's second microprocessor implementation of the PDP-11 architecture. It was used in the KDF11 CPUs.

Unlike the first (the LSI-11), the set implemented the full PDP-11 architecture, including the the KTJ11-A memory management chip which implemented standard PDP-11 Memory Management, and the KEF11-A floating point chip which implemented the FP11-compatible floating point. There is also a 6-chip carrier implementing the PDP-11 Commercial Instruction Set (CIS).

External links