Difference between revisions of "MSV11-M QBUS memory"

From Computer History Wiki
Jump to: navigation, search
m (correct caption)
(+ reg jumpers)
Line 7: Line 7:
 
==Configuration==
 
==Configuration==
  
−
No documentation on the MSV11-M is extant, so it is currently not known how to configure it.<!-- A single 8-position [[Dual Inline Package|DIP]] switch configures the card:
+
No documentation on the MSV11-M is extant, so it is currently not known how to configure it. The purpose of the two-position jumper between E19 (apparently a [[delay line]]) and E18 is currently unknown.
−
* Switches S1-S2 select the 22-bit starting address;
+
<!-- A single 6-position [[Dual Inline Package|DIP]] switch configures the card's 22-bit starting address:
 
* Switches S3-S4 must always be OFF;
 
* Switches S3-S4 must always be OFF;
−
* Switches S5-S8 select the CSR address.
 
 
{| class="wikitable"
 
{| class="wikitable"
 
! S1 || S2 || Staring Address
 
! S1 || S2 || Staring Address
Line 21: Line 20:
 
|-
 
|-
 
| ON || ON || 14000000 (3 MB)
 
| ON || ON || 14000000 (3 MB)
−
|}
+
|} -->
 +
 
 
==Control Register==
 
==Control Register==
−
Each board has a single control [[register]], which can be configured in the range 17772100-17772136.
+
 
 +
Each board has a single control [[register]], which can be configured in the range 17772100-17772136, using the set of four jumpers between chips E27 and E26. They are not numbered on the board; for our purposes we will number them W1-W4, starting with the left-hand jumper, with the board oriented with the insertion handles at the top.
 +
 
 
{| class="wikitable"
 
{| class="wikitable"
−
! S5 !! S6 !! S7 !! S8 !! CSR Address
+
! W4 !! W3 !! W2 !! W1 !! CSR Address
 
|-
 
|-
−
| ON || ON || ON || ON || 17772100
+
| In || In || In || In || 17772100
 
|-
 
|-
−
| ON || ON || ON || OFF || 17772102
+
| In || In || In || Out || 17772102
 
|-
 
|-
−
| ON || ON || OFF || ON || 17772104
+
| In || In || Out || In || 17772104
 
|-
 
|-
−
| ON || ON || OFF || OFF || 17772106
+
| In || In || Out || Out || 17772106
 
|-
 
|-
−
| ON || OFF || ON || ON || 17772110
+
| In || Out || In || In || 17772110
 
|-
 
|-
−
| ON || OFF || ON || OFF || 17772112
+
| In || Out || In || Out || 17772112
 
|-
 
|-
−
| ON || OFF || OFF || ON || 17772114
+
| In || Out || Out || In || 17772114
 
|-
 
|-
−
| ON || OFF || OFF || OFF || 17772116
+
| In || Out || Out || Out || 17772116
 
|-
 
|-
−
| OFF || ON || ON || ON || 17772120
+
| Out || In || In || In || 17772120
 
|-
 
|-
−
| OFF || ON || ON || OFF || 17772122
+
| Out || In || In || Out || 17772122
 
|-
 
|-
−
| OFF || ON || OFF || ON || 17772124
+
| Out || In || Out || In || 17772124
 
|-
 
|-
−
| OFF || ON || OFF || OFF || 17772126
+
| Out || In || Out || Out || 17772126
 
|-
 
|-
−
| OFF || OFF || ON || ON || 17772130
+
| Out || Out || In || In || 17772130
 
|-
 
|-
−
| OFF || OFF || ON || OFF || 17772132
+
| Out || Out || In || Out || 17772132
 
|-
 
|-
−
| OFF || OFF || OFF || ON || 17772134
+
| Out || Out || Out || In || 17772134
 
|-
 
|-
−
| OFF || OFF || OFF || OFF || 17772136
+
| Out || Out || Out || Out || 17772136
 
|}
 
|}
−
In the register contents (below), all the bits can be read and written by [[software]]; most are cleared by power up and bus INIT. Bits which can only be modified by the CPU are shown in normal font, and those which can also be set by the [[hardware]] in ''italics''.
+
<!--In the register contents (below), all the bits can be read and written by [[software]]; most are cleared by power up and bus INIT. Bits which can only be modified by the CPU are shown in normal font, and those which can also be set by the [[hardware]] in ''italics''.
 
{{16bit-header}}
 
{{16bit-header}}
 
| ''Parity Error'' || Extended Error Address Enable || colspan=2 | Reserved || colspan=7 | ''Error Address'' || colspan=2 | Reserved || Write Wrong Parity || Reserved || Parity Error Enable  
 
| ''Parity Error'' || Extended Error Address Enable || colspan=2 | Reserved || colspan=7 | ''Error Address'' || colspan=2 | Reserved || Write Wrong Parity || Reserved || Parity Error Enable  

Revision as of 13:06, 10 May 2020

MSV11-MB card

The MSV11-M (M7506) is a dual-height QBUS DRAM main memory card. The MSV11-MB (M7506-BA) holds 1 MByte when fully populated with 256K DRAMs chips, the MSV11-MA (M7506-AA) is half-populated (the only partially-filled configuration allowed) and holds 512 Kbytes.

The memory is arranged as 2 banks, each 16 data bits (1 PDP-11 word) wide, with 2 additional bits for parity (1 per byte). It is a Q22 card; it reportedly supports QBUS block mode.

Configuration

No documentation on the MSV11-M is extant, so it is currently not known how to configure it. The purpose of the two-position jumper between E19 (apparently a delay line) and E18 is currently unknown.

Control Register

Each board has a single control register, which can be configured in the range 17772100-17772136, using the set of four jumpers between chips E27 and E26. They are not numbered on the board; for our purposes we will number them W1-W4, starting with the left-hand jumper, with the board oriented with the insertion handles at the top.

W4 W3 W2 W1 CSR Address
In In In In 17772100
In In In Out 17772102
In In Out In 17772104
In In Out Out 17772106
In Out In In 17772110
In Out In Out 17772112
In Out Out In 17772114
In Out Out Out 17772116
Out In In In 17772120
Out In In Out 17772122
Out In Out In 17772124
Out In Out Out 17772126
Out Out In In 17772130
Out Out In Out 17772132
Out Out Out In 17772134
Out Out Out Out 17772136

Technical information

As far as is known, there are no copies of the engineering drawings extant for the MSV11-M.

Further reading

  • MSV11-M User Guide, EK-MSV1M-UG
  • MSV11-M Field Maintenance Printset (MP-02053 - not online)


v • d • e PDP-11 Computers and Peripherals
UNIBUS PDP-11s - PDP-11/20 • PDP-11/15 • PDP-11/35 • PDP-11/40 • PDP-11/45 • PDP-11/50 • PDP-11/55 • PDP-11/70
PDP-11/05 • PDP-11/10 • PDP-11/04 • PDP-11/34 • PDP-11/60 • PDP-11/44 • PDP-11/24 • PDP-11/84 • PDP-11/94

QBUS PDP-11s - PDP-11/03 • PDP-11/23 • PDP-11/23+ • MicroPDP-11/73 • MicroPDP-11/53 • MicroPDP-11/83 • MicroPDP-11/93

QBUS CPUs: LSI-11 • LSI-11/2 • KDF11-A • KDF11-B • KDJ11-A • KDJ11-B • KDJ11-D • KDJ11-E

Buses: UNIBUS • UNIBUS map • SPC • MUD • EUB • QBUS • CD interconnect • PMI

Also: PDP-11 architecture • PDP-11 Extended Instruction Set • FP11 floating point • PDP-11 Memory Management

UNIBUS CPUs: KA11 • KC11 • KB11-A • KB11-B • KB11-C • KB11-D • KD11-A • KD11-B • KD11-D • KD11-E • KD11-EA • KD11-K • KD11-Z • KDF11-U

Co-processors: FP11-A • FP11-B • FP11-C • FP11-E • FP11-F • KE44-A • FPF11

Chips: LSI-11 • KEV11-A • KEV11-B • KEV11-C • F-11 • KEF11-A • KTF11-A • T-11 • J-11 • FPJ11

CPU options: KE11-E • KE11-F • KJ11-A • KT11-C • KT11-D • KK11-A • KK11-B • KT24 • KTJ11-B

Rare CPU options: KS11 Memory Protection and Relocation option • KT11-B Paging Option • KUV11 Writeable Control Store

Front panels: KY11-A • KY11-D • KY11-J • KY11-LA • KY11-LB • KY11-P

More on buses: UNIBUS and QBUS termination • Bus Arbitration on the Unibus and QBUS • CTI BUS

PDT-11s - PDT-11/110 • PDT-11/130 • PDT-11/150   CTI PDP-11s - PRO-325 • PRO-350 • PRO-380

Clones: CM 1420 • SM 1420

Other: FIS floating point • PDP-11 Commercial Instruction Set • PDP-11 stacks • PDP-11 family differences

Retrieved from "https://gunkies.org/w/index.php?title=MSV11-M_QBUS_memory&oldid=22266"