Difference between revisions of "DL11 asynchronous serial line interface"
(Mention line connectivity) |
m (remove excess nl's) |
||
Line 107: | Line 107: | ||
Only the -C through -E could be ordered with the 4th (9600-baud capable) crystal (it is not known whether the earlier ones would work if this crystal were inserted). Only the -E provided full modem control. | Only the -C through -E could be ordered with the 4th (9600-baud capable) crystal (it is not known whether the earlier ones would work if this crystal were inserted). Only the -E provided full modem control. | ||
− | The -A and -C versions are easy to identify visually; they are both missing | + | The -A and -C versions are easy to identify visually; they are both missing a large number of components. How to tell the others apart (if, indeed, there is any difference between the -D and -E) is not yet documented. |
− | a large number of components. How to tell the others apart (if, indeed, there | ||
− | is any difference between the -D and -E) is not yet documented. | ||
{{PDP-11}} | {{PDP-11}} |
Revision as of 17:08, 20 June 2016
The DL11 asynchronous serial line interface card (M7800) was a UNIBUS card for the PDP-11 series of computers; it was a quad format card, and used an SPC slot.
It provided both 20mA and (in some versions) EIA connectivity at speeds of 110 to 9600 baud (the range depended on the version); the DL11-E version also provided full modem control. Line connection was via a 40-pin Berg header on the top edge of the card, using the standard DEC asynchronous serial line pinout.
It was a functionally identical single-board replacement for the KL11 asynchronous serial line, which consisted of a dual card, and two single cards.
The TU58 tape drive is connected to a DL11-type device, so the device address, etc for TU58's are as for DL11's - the register addresses and interrupt vectors are those given below for the 'first' DL11 (DL11 #1).
Programing interface
The DL11 has 2 device registers for the receive side (one Control and Status Register - CSR - and one data buffer register), and similarly, two for the transmit side. Each DL11 has two interrupt vectors - again, one receive, and one transmit.
For the PDP-11 main console (which is always a KL11/DL11 compatible device), the 'zeroth' DL11, the standard is that 777560 is the base address (so the receiver registers are 777560-2, and the transmitter are 777564-6), and 060 is the base vector.
The first DL11 after the console is always assigned the address 776500, and vector 0300. Additional DL11's are assigned addresses and vectors immediately following, for DL11's #1-#16 (i.e. 776500-676 and 0300-0476).
Configuration
The bus address, interrupt vector, and line parameters (parity, stop bits, and data bits) were selected by soldered jumpers; the baud rate was set by a combination of a replaceable crystal (several different ones were standard), and a pair of 10-position dial selectors (one for transmit, one for receive) which selected a rate:
Crystal Speed | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
---|---|---|---|---|---|---|---|---|
884.8 KHz | 35.7 | 55 | 110 | 220 | 440 | 880 | 1320 | 1760 |
1.033 MHz | 44.8 | 67.3 | 134.5 | 269 | 538 | 1076 | 1614 | 2152 |
1.152 MHz | 50 | 75 | 150 | 300 | 600 | 1200 | 1800 | 2400 |
4.608 MHz | 200 | 300 | 600 | 1200 | 2400 | 4800 | 7200 | 9600 |
(The 9th and 10th dial selector positions selected external clock inputs, not divisions of the crystal.)
The address and vector jumpers specify the base of the register bus addresses, and vectors, in binary. On the DL11, it is only possible to set the base of the entire group of 4 registers; the transmit and receive register groups cannot be moved around independently. Similarly for the vector, only the base of the pair of vectors can be configured; the receive (at B) and transmit (at B+4) are paired in the hardware.
The simple rule on the DL11 is that vector jumpers are the inverse of address jumpers: for the vector, jumpers are 'in' for '1', and for the address, they are 'in' for '0'. (This inversion can be a memory jogger - 'Oh, the DL11, that blasted interface where the jumper sense is inverted between address and vector!' Then one only has to look up one of the two.)
Address jumper A3 is the 3rd bit of the address, i.e. the 010 bit, the lowest one that is configurable (the device is a block of 8 bytes, from xxxxx0 to xxxxx7, so it is not possible to set any of the low 3 bits in the base address, they must be 0), and A10 is the highest bit which can be changed. V3 through V8 perform a similar function for the vectors.
The following table shows the bits which are affected when the jumper is in.
Address Jumper | Address Bit | Vector Jumper | Vector bit |
---|---|---|---|
A3 | -010 | V3 | +010 |
A4 | -020 | V4 | +020 |
A5 | -040 | V5 | +040 |
A6 | -0100 | V6 | +0100 |
A7 | -0200 | V7 | +0200 |
A8 | -0400 | V8 | +0400 |
A9 | -01000 | ||
A10 | -02000 |
Sample configurations
The following table gives the jumper configuration for the two most common DL11 configurations (main console, and 'first' DL11 - often a TU58, now):
Jumper | Bit | Console | First DL11 |
---|---|---|---|
A3 | 010 | In | In |
A4 | 020 | Out | In |
A5 | 040 | Out | In |
A6 | 0100 | Out | Out |
A7 | 0200 | In | In |
A8 | 0400 | Out | Out |
A9 | 01000 | Out | In |
A10 | 02000 | Out | Out |
V3 | 010 | Out | Out |
V4 | 020 | In | Out |
V5 | 040 | In | Out |
V6 | 0100 | Out | In |
V7 | 0200 | Out | In |
V8 | 0400 | Out | Out |
Versions
The DL11 came in 5 versions, -A through -E.
The -A and -C versions (board M7800-YA on at least one of these) were 20mA interface only, and omitted the components necessary for the EIA interface.
The -A and -B apparently did not provide full baud rate selection and selectable data coding (they were restricted to 8-bit data, no parity, and 1 or 2 stop bits); they also could not provide 'split' speeds (differing baud rates on transmit and receive). Apparently, these versions had more limited address selection capability; they could only be configured to 776XX0, where XX ranged from 50 to 67.
Only the -C through -E could be ordered with the 4th (9600-baud capable) crystal (it is not known whether the earlier ones would work if this crystal were inserted). Only the -E provided full modem control.
The -A and -C versions are easy to identify visually; they are both missing a large number of components. How to tell the others apart (if, indeed, there is any difference between the -D and -E) is not yet documented.
v • d • e PDP-11 Computers and Peripherals |
---|
UNIBUS PDP-11s - PDP-11/20 • PDP-11/15 • PDP-11/35 • PDP-11/40 • PDP-11/45 • PDP-11/50 • PDP-11/55 • PDP-11/70 PDP-11/05 • PDP-11/10 • PDP-11/04 • PDP-11/34 • PDP-11/60 • PDP-11/44 • PDP-11/24 • PDP-11/84 • PDP-11/94 QBUS PDP-11s - PDP-11/03 • PDP-11/23 • PDP-11/23+ • MicroPDP-11/73 • MicroPDP-11/53 • MicroPDP-11/83 • MicroPDP-11/93 QBUS CPUs: LSI-11 • LSI-11/2 • KDF11-A • KDF11-B • KDJ11-A • KDJ11-B • KDJ11-D • KDJ11-E Buses: UNIBUS • UNIBUS map • SPC • MUD • EUB • QBUS • CD interconnect • PMI Also: PDP-11 architecture • PDP-11 Extended Instruction Set • FP11 floating point • PDP-11 Memory Management |
UNIBUS CPUs: KA11 • KC11 • KB11-A • KB11-B • KB11-C • KB11-D • KD11-A • KD11-B • KD11-D • KD11-E • KD11-EA • KD11-K • KD11-Z • KDF11-U
Co-processors: FP11-A • FP11-B • FP11-C • FP11-E • FP11-F • KE44-A • FPF11 Chips: LSI-11 • KEV11-A • KEV11-B • KEV11-C • F-11 • KEF11-A • KTF11-A • T-11 • J-11 • FPJ11 CPU options: KE11-E • KE11-F • KJ11-A • KT11-C • KT11-D • KK11-A • KK11-B • KT24 • KTJ11-B Rare CPU options: KS11 Memory Protection and Relocation option • KT11-B Paging Option • KUV11 Writeable Control Store Front panels: KY11-A • KY11-D • KY11-J • KY11-LA • KY11-LB • KY11-P More on buses: UNIBUS and QBUS termination • Bus Arbitration on the Unibus and QBUS • CTI BUS PDT-11s - PDT-11/110 • PDT-11/130 • PDT-11/150 CTI PDP-11s - PRO-325 • PRO-350 • PRO-380 Other: FIS floating point • PDP-11 Commercial Instruction Set • PDP-11 stacks • PDP-11 family differences |