Difference between revisions of "KD11-EA CPU"
(move maint interface description to KY11-B page) |
m (DEC formal name for KK11) |
||
| Line 1: | Line 1: | ||
The '''KD11-EA CPU''' was the second [[CPU]] version for the [[PDP-11/34]]; it consisted of two [[DEC card form factor|hex]] boards, the M8265 Data Paths module and the M8266 Control module. | The '''KD11-EA CPU''' was the second [[CPU]] version for the [[PDP-11/34]]; it consisted of two [[DEC card form factor|hex]] boards, the M8265 Data Paths module and the M8266 Control module. | ||
| − | It also supported the optional [[FP11-A Floating-Point Processor|FP11-A]] [[FP11 floating point|floating point]] unit and/or the [[KK11-A | + | It also supported the optional [[FP11-A Floating-Point Processor|FP11-A]] [[FP11 floating point|floating point]] unit and/or the [[KK11-A Cache Memory|KK11-A]] [[cache]] (it could work with either, or both). |
Apparently, the [[microcode]] [[address space]] was increased by one bit in the KD11-EA over the KD11-E, probably to support the extra micro-code needed for the floating point instructions. | Apparently, the [[microcode]] [[address space]] was increased by one bit in the KD11-EA over the KD11-E, probably to support the extra micro-code needed for the floating point instructions. | ||
Revision as of 18:18, 6 December 2017
The KD11-EA CPU was the second CPU version for the PDP-11/34; it consisted of two hex boards, the M8265 Data Paths module and the M8266 Control module.
It also supported the optional FP11-A floating point unit and/or the KK11-A cache (it could work with either, or both).
Apparently, the microcode address space was increased by one bit in the KD11-EA over the KD11-E, probably to support the extra micro-code needed for the floating point instructions.
KY11-LB Interface
Like the KD11-E, it also supported the KY11-LB Programmer's Console, including the maintainence functionality which allowed the CPU's microcode to be single-stepped.
The interface to the KY11-LB was carried over two 10-wire cables connected to Berg headers (denominated J1 and J2) on the M8266 module. The pinout for P1 is the same as for the KD11-E; P2 has additional signals (other than uPC08) added in the KD11-EA, though:
J2:
- Micro-PC 08
- FP11-A Attached
- Unused
- Unused
- Unused
- Micro-PC 09
- Service Br Power Fail
- Load Instruction Register
- Power Fail Br Pending
- Unused
| v • d • e PDP-11 Computers and Peripherals |
|---|
| UNIBUS PDP-11s - PDP-11/20 • PDP-11/15 • PDP-11/35 • PDP-11/40 • PDP-11/45 • PDP-11/50 • PDP-11/55 • PDP-11/70 PDP-11/05 • PDP-11/10 • PDP-11/04 • PDP-11/34 • PDP-11/60 • PDP-11/44 • PDP-11/24 • PDP-11/84 • PDP-11/94 QBUS PDP-11s - PDP-11/03 • PDP-11/23 • PDP-11/23+ • MicroPDP-11/73 • MicroPDP-11/53 • MicroPDP-11/83 • MicroPDP-11/93 QBUS CPUs: LSI-11 • LSI-11/2 • KDF11-A • KDF11-B • KDJ11-A • KDJ11-B • KDJ11-D • KDJ11-E Buses: UNIBUS • UNIBUS map • SPC • MUD • EUB • QBUS • CD interconnect • PMI Also: PDP-11 architecture • PDP-11 Extended Instruction Set • FP11 floating point • PDP-11 Memory Management |
| [Expand] |
|---|
