Difference between revisions of "KD11-E CPU"

From Computer History Wiki
Jump to: navigation, search
m (DEC formal name)
m (Cat caps)
Line 9: Line 9:
 
{{PDP-11}}
 
{{PDP-11}}
  
[[Category:PDP-11 processors]]
+
[[Category:PDP-11 Processors]]
[[Category:UNIBUS processors]]
+
[[Category:UNIBUS Processors]]

Revision as of 15:05, 17 February 2018

The KD11-E CPU was the first CPU version for the PDP-11/34; it consisted of two hex boards, the M7265 Data Paths module and the M7266 Control module.

Although it supported the KY11-LB Programmer's Console, including the maintainence functionality which allow the CPU's microcode to be single-stepped, it did not support the FP11-A floating point unit or the KK11-A cache; a PDP-11/34 system needed the upgraded KD11-EA CPU for that.

KY11-LB Interface

The interface to the KY11-LB is carried over two 10-wire cables connected to Berg headers (denominated J1 and J2) on the M7266 module.