Difference between revisions of "KDJ11-A CPU"

From Computer History Wiki
Jump to: navigation, search
(Add FPA info)
(Add board form factor info)
Line 1: Line 1:
 
[[Image:KDJ11-A.jpg|150px|thumb|right|KDJ11-A CPU]]
 
[[Image:KDJ11-A.jpg|150px|thumb|right|KDJ11-A CPU]]
  
The '''KDJ11-A''' CPU board (M8192) is the first [[QBUS]] [[CPU]] card using the [[J-11]] chip of the [[PDP-11]]; it was used in the [[PDP-11/73]]).
+
The '''KDJ11-A''' CPU board (M8192) is the first [[QBUS]] [[CPU]] card using the [[J-11]] chip of the [[PDP-11]]. It is a [[DEC card form factor|dual-height]] board, and is used in [[PDP-11/73]] systems.
  
 
It contains an 8K-byte write-through cache (set size 1, block size 1 16-bit word), protected by parity; cache control logic inspects [[DMA]] transfers and invalidates cache entries for memory which is written to by a device.
 
It contains an 8K-byte write-through cache (set size 1, block size 1 16-bit word), protected by parity; cache control logic inspects [[DMA]] transfers and invalidates cache entries for memory which is written to by a device.
  
It also provides a set of diagnostic [[LED]]s, and a Line Time Clock; but no other devices (boot PROM, serial line, etc). Although the J-11 does implement FP11 floating-point, the board can use the FPJ11 Floating Point Accelerator (note that only the -YB version of the board operates correctly with the FPJ11).
+
It also provides a set of diagnostic [[LED]]s, and a Line Time Clock; but no other devices (boot PROM, serial line, etc).
 +
 
 +
Although the J-11 does implement FP11 floating-point, the board can use the FPJ11 Floating Point Accelerator (note that only the -YB version of the board operates correctly with the FPJ11).
  
 
{{stub}}
 
{{stub}}

Revision as of 14:27, 2 June 2016

KDJ11-A CPU

The KDJ11-A CPU board (M8192) is the first QBUS CPU card using the J-11 chip of the PDP-11. It is a dual-height board, and is used in PDP-11/73 systems.

It contains an 8K-byte write-through cache (set size 1, block size 1 16-bit word), protected by parity; cache control logic inspects DMA transfers and invalidates cache entries for memory which is written to by a device.

It also provides a set of diagnostic LEDs, and a Line Time Clock; but no other devices (boot PROM, serial line, etc).

Although the J-11 does implement FP11 floating-point, the board can use the FPJ11 Floating Point Accelerator (note that only the -YB version of the board operates correctly with the FPJ11).