Difference between revisions of "KDJ11-A CPU"

From Computer History Wiki
Jump to: navigation, search
m (avoid redir)
m (Proper cat)
Line 11: Line 11:
 
{{PDP-11}}
 
{{PDP-11}}
  
[[Category:QBUS processors]]
+
[[Category: PDP-11 Processors]]
 +
[[Category: QBUS Processors]]

Revision as of 16:41, 17 February 2018

KDJ11-A CPU

The KDJ11-A CPU board (M8192) is the first QBUS CPU card using the J-11 chip set of the PDP-11. It is a dual-height board, and was used to upgrade PDP-11/23 systems. (Confusingly, no DEC 'PDP-11/xx' system is specified as using the KDJ11-A.)

It contains an 8K-byte write-through cache (set size 1, block size 1 16-bit word), protected by parity; cache control logic inspects DMA transfers and invalidates cache entries for memory which is written to by a device.

It also provides a set of diagnostic LEDs, and a Line Time Clock; but no other devices (boot PROM, serial line, etc).

Although the J-11 does implement FP11 floating-point, the board can use the FPJ11 Floating Point Accelerator (note that only the -YB version of the board operates correctly with the FPJ11).