Difference between revisions of "LSI-11"
(Move content to pages focused on individual things) |
(no serial line/etc so not single-board computer) |
||
| Line 1: | Line 1: | ||
| − | The '''LSI-11''' was DEC's first cost-reduced [[PDP-11]] [[Central Processing Unit|CPU]], using the [[QBUS]] and the [[LSI-11 chip set]]. The LSI-11 is a [[DEC card form factor|quad]] board (M7264) with additional functionality on-board | + | The '''LSI-11''' was DEC's first cost-reduced [[PDP-11]] [[Central Processing Unit|CPU]], using the [[QBUS]] and the [[LSI-11 chip set]]. The LSI-11 is a [[DEC card form factor|quad]] board (M7264) with additional functionality on-board. |
The usual CPU options were available for the LSI-11: the [[KEV11-A floating point|KEV11-A]], for the [[PDP-11 Extended Instruction Set|EIS]]/[[FIS floating point|FIS]] instructions; the [[KEV11-B Extended Instruction Set|KEV11-B]] provides EIS without FIS; the [[KEV11-C Commercial Instruction Set|KEV11-C]] provides a subset of the PDP-11 [[PDP-11 Commercial Instruction Set|CIS]] (it also apparently includes the EIS, but not the FIS). | The usual CPU options were available for the LSI-11: the [[KEV11-A floating point|KEV11-A]], for the [[PDP-11 Extended Instruction Set|EIS]]/[[FIS floating point|FIS]] instructions; the [[KEV11-B Extended Instruction Set|KEV11-B]] provides EIS without FIS; the [[KEV11-C Commercial Instruction Set|KEV11-C]] provides a subset of the PDP-11 [[PDP-11 Commercial Instruction Set|CIS]] (it also apparently includes the EIS, but not the FIS). | ||
| − | + | It also supported the optional [[KUV11 Writeable Control Store]]. | |
| − | + | The [[integrated circuit|chip]] order (from the left, with the contact finger edge down, and the component side facing the viewer) is [[KEV11]], uROM 1, uROM 0, Control, Data Path. | |
Several different LSI-11 models exist, including the '''KDF11-F''' and '''KDF11-H''', in numerous variants. the base KD11-F version includes 4KW of [[Metal Oxide Semiconductor|MOS]] [[Random Access Memory|RAM]]; the KD11-H version has the RAM deleted; the KD11-Q includes the KEV11-C. The '''KDF11-J''' referred to an LSI-11 sold with an [[MMV11-A QBUS core memory]] card. | Several different LSI-11 models exist, including the '''KDF11-F''' and '''KDF11-H''', in numerous variants. the base KD11-F version includes 4KW of [[Metal Oxide Semiconductor|MOS]] [[Random Access Memory|RAM]]; the KD11-H version has the RAM deleted; the KD11-Q includes the KEV11-C. The '''KDF11-J''' referred to an LSI-11 sold with an [[MMV11-A QBUS core memory]] card. | ||
Revision as of 18:47, 23 November 2018
The LSI-11 was DEC's first cost-reduced PDP-11 CPU, using the QBUS and the LSI-11 chip set. The LSI-11 is a quad board (M7264) with additional functionality on-board.
The usual CPU options were available for the LSI-11: the KEV11-A, for the EIS/FIS instructions; the KEV11-B provides EIS without FIS; the KEV11-C provides a subset of the PDP-11 CIS (it also apparently includes the EIS, but not the FIS).
It also supported the optional KUV11 Writeable Control Store.
The chip order (from the left, with the contact finger edge down, and the component side facing the viewer) is KEV11, uROM 1, uROM 0, Control, Data Path.
Several different LSI-11 models exist, including the KDF11-F and KDF11-H, in numerous variants. the base KD11-F version includes 4KW of MOS RAM; the KD11-H version has the RAM deleted; the KD11-Q includes the KEV11-C. The KDF11-J referred to an LSI-11 sold with an MMV11-A QBUS core memory card.
ODT
They were the first PDP-11 model to not have a front panel to control them; instead, as a cost-reduction measure, when the CPU is halted, specialized microcode used the main serial line as a operating console. The command set is named Octal Debugging Technique (ODT); there are commands to read and write main memory, start the CPU, etc.
The main serial interface is normally configured so that when the CPU is running, sending a break on the console serial line halts the CPU.
Links
| v • d • e PDP-11 Computers and Peripherals |
|---|
| UNIBUS PDP-11s - PDP-11/20 • PDP-11/15 • PDP-11/35 • PDP-11/40 • PDP-11/45 • PDP-11/50 • PDP-11/55 • PDP-11/70 PDP-11/05 • PDP-11/10 • PDP-11/04 • PDP-11/34 • PDP-11/60 • PDP-11/44 • PDP-11/24 • PDP-11/84 • PDP-11/94 QBUS PDP-11s - PDP-11/03 • PDP-11/23 • PDP-11/23+ • MicroPDP-11/73 • MicroPDP-11/53 • MicroPDP-11/83 • MicroPDP-11/93 QBUS CPUs: LSI-11 • LSI-11/2 • KDF11-A • KDF11-B • KDJ11-A • KDJ11-B • KDJ11-D • KDJ11-E Buses: UNIBUS • UNIBUS map • SPC • MUD • EUB • QBUS • CD interconnect • PMI Also: PDP-11 architecture • PDP-11 Extended Instruction Set • FP11 floating point • PDP-11 Memory Management |
| UNIBUS CPUs: KA11 • KC11 • KB11-A • KB11-B • KB11-C • KB11-D • KD11-A • KD11-B • KD11-D • KD11-E • KD11-EA • KD11-K • KD11-Z • KDF11-U
Co-processors: FP11-A • FP11-B • FP11-C • FP11-E • FP11-F • KE44-A • FPF11 Chips: LSI-11 • KEV11-A • KEV11-B • KEV11-C • F-11 • KEF11-A • KTF11-A • T-11 • J-11 • FPJ11 CPU options: KE11-E • KE11-F • KJ11-A • KT11-C • KT11-D • KK11-A • KK11-B • KT24 • KTJ11-B Rare CPU options: KS11 Memory Protection and Relocation option • KT11-B Paging Option • KUV11 Writeable Control Store Front panels: KY11-A • KY11-D • KY11-J • KY11-LA • KY11-LB • KY11-P More on buses: UNIBUS and QBUS termination • Bus Arbitration on the Unibus and QBUS • CTI BUS PDT-11s - PDT-11/110 • PDT-11/130 • PDT-11/150 CTI PDP-11s - PRO-325 • PRO-350 • PRO-380 Other: FIS floating point • PDP-11 Commercial Instruction Set • PDP-11 stacks • PDP-11 family differences |
