Difference between revisions of "PDP-11/05"

From Computer History Wiki
Jump to: navigation, search
(Add mention of two different CPU backplane versions)
(Add 3rd system version)
Line 8: Line 8:
 
}}
 
}}
  
The '''PDP-11/05''' was the fourth processor in the [[PDP-11]] series, following the [[PDP-11/20]], the [[PDP-11/45]] and the [[PDP-11/40]]; it used the KA11-B CPU. It was intended as a cost-reduced low-end machine to replace the PDP-11/20. Like all the other early PDP-11's, it was a [[UNIBUS]] machine.
+
The '''PDP-11/05''' was the fourth processor in the [[PDP-11]] series, following the [[PDP-11/20]], the [[PDP-11/45]] and the [[PDP-11/40]]; it used the KD11-B CPU. It was intended as a cost-reduced low-end machine to replace the PDP-11/20. Like all the other early PDP-11's, it was a [[UNIBUS]] machine.
  
The KA11-B was a two-board [[micro-programming|micro-programmed]] processor contained on two [[DEC card form factor|hex]] cards.  
+
The KD11-B was a two-board [[micro-programming|micro-programmed]] processor contained on two [[DEC card form factor|hex]] cards.  
  
 
The PDP-11/05 was identical to the [[PDP-11/10]]; the only difference between the /05 and the /10 was the number on the front panel. The /05 was aimed toward the [[OEM]] market, while the /10 was intended for end-users.
 
The PDP-11/05 was identical to the [[PDP-11/10]]; the only difference between the /05 and the /10 was the number on the front panel. The /05 was aimed toward the [[OEM]] market, while the /10 was intended for end-users.
Line 16: Line 16:
 
==Backplane versions==
 
==Backplane versions==
  
The PDP-11/05 and /10 came in two versions, with different main backplanes (the 9-slot unit holding the two CPU cards). The original /05 and /10 came with backplanes wired to hold [[MM11-L]] 16Kbyte core memory units. The later /05S and /10S came with a backplane wired to hold the [[MM11-U]] 32Kbyte core memory.
+
The PDP-11/05 and /10 came in three versions, with different main backplanes (the 9-slot unit holding the two CPU cards).
  
Additionally, the earlier version came in two different configurations; one backplane configuration was wired for two [[MM11-L]] units, and the other one had only one, but also had three [[SPC]] slots.
+
The original /05 and /10 came with 9-slot CPU backplanes wired to hold [[MM11-L]] 16Kbyte core memory units. There were two different configurations: one version held two memory units, with one slot left for [[SPC]] devices; the other held one memory unit, with four SPC slots.
 +
 
 +
A second version, the /05N and /10N, came in a 10-1/2 inch box and a slightly different backplane, which had space for two MM11-L memory units, but deleted the SPC slot and replaced it with a slot to hold
 +
the dual M9970 console terminal cable board.
 +
 
 +
The later /05S and /10S came with a backplane wired to hold an [[MM11-U]] 32Kbyte core memory, and provided three SPC slots.
  
 
==CPU board versions==
 
==CPU board versions==

Revision as of 15:17, 26 February 2016


PDP-11/05
Pdp11-05.jpg
a PDP11/05 from a sales brochure.
Manufacturer: Digital Equipment Corporation
Architecture: PDP-11
Bus Architecture: UNIBUS


The PDP-11/05 was the fourth processor in the PDP-11 series, following the PDP-11/20, the PDP-11/45 and the PDP-11/40; it used the KD11-B CPU. It was intended as a cost-reduced low-end machine to replace the PDP-11/20. Like all the other early PDP-11's, it was a UNIBUS machine.

The KD11-B was a two-board micro-programmed processor contained on two hex cards.

The PDP-11/05 was identical to the PDP-11/10; the only difference between the /05 and the /10 was the number on the front panel. The /05 was aimed toward the OEM market, while the /10 was intended for end-users.

Backplane versions

The PDP-11/05 and /10 came in three versions, with different main backplanes (the 9-slot unit holding the two CPU cards).

The original /05 and /10 came with 9-slot CPU backplanes wired to hold MM11-L 16Kbyte core memory units. There were two different configurations: one version held two memory units, with one slot left for SPC devices; the other held one memory unit, with four SPC slots.

A second version, the /05N and /10N, came in a 10-1/2 inch box and a slightly different backplane, which had space for two MM11-L memory units, but deleted the SPC slot and replaced it with a slot to hold the dual M9970 console terminal cable board.

The later /05S and /10S came with a backplane wired to hold an MM11-U 32Kbyte core memory, and provided three SPC slots.

CPU board versions

The two boards in the PDP-11/05-10 (the M7260 data paths module, and the M7261 control logic module) both come in two markedly-different versions, but unlike later practise (as in, e.g. the PDP-11/34), the two versions are not given different M-numbers, or clearly marked with a revision (i.e. 'M7260' and 'M7260-AA') on the handles.

One easy way to visually distinguish the early M7260 from later ones is that the later ones contain a circular selector switch in the upper left corner to select the baud rate of the built-in serial line; also, the position of the large UART chip has a different location (from down near the contact fingers, to up near the handles) and orientation (parellel to the board's long axis, in the earlier revision). For the M7261, the early version of the board has a large blank area, containing only traces, in the left middle area of the board.

The early revision of the M7260 is the 'B' revision; the later is the 'C' revision (the latter is marked as such, on the back side of the board- "M7260C"). For the M7261, two early revisions are the 'C' and 'E' revisions (the latter also similarly marked - "M7261E"); the later is the 'F' (also marked).

The early version of the M7260 only supports 110 baud operation; the latter has a circular selector switch which allows operation at a range of speeds from 110 baud up to 2400 baud; however, it is necessary to tweak a trim pot to change from the 110/220/440/880/1760 speed set to the 150/300/600/1200/2400 set.

The later revision of the M7261 contains two jumpers which are not present on the earlier revision. One (W1) disables to built-in serial line (which is 20mA, and limited to 2400 baud), allowing use of a more capable serial interface as the system console. The other (W2) disables the CPU from acting as a bus arbitrator, so that the machine can be a 'slave' processor, on a UNIBUS controlled by another CPU.

Gallery

A PDP-11/10 setup Better picture of the PDP-11/10 PDP1105.jpg 1105.jpg