KDJ11-B CPU

From Computer History Wiki
Revision as of 15:21, 2 June 2016 by Jnc (talk | contribs) (A pretty good start)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The KDJ11-B CPU board (M8190) is the second-generation QBUS CPU card using the J-11 chip of the PDP-11 (the first being the the KDJ11-A, used in the PDP-11/73).

Its principal improvement over the KDJ11-A is its support of the Private Memory Interconnect bus, a high-performance variant of the QBUS; it also supports the [[KTJ11

M8190

The KDJ11-B CPU board (M8190) is the second-generation QBUS CPU card using the J-11 chip of the PDP-11 (the first being the the KDJ11-A, used in the PDP-11/73); it is a quad-height board.

Its principal improvement over the KDJ11-A is its support of the Private Memory Interconnect bus, a high-performance variant of the QBUS; it also supports the KTJ11-B, a QBUS->UNIBUS adaptor.

It also provides a built-in serial console, and ROMs to contain diagnostic and boot programs, and an EEPROM to contain configuration information.

Like the KDJ11-A, the -B also contains an 8K-byte write-through cache (set size 1, block size 1 16-bit word), protected by parity; the KDJ11-B provides two sets of tag fields for each cache entry, however, so that the CPU and DMA can interact with the cache simultaneously. Again, cache control logic inspects DMA transfers and invalidates cache entries for memory which is written to by a device.

Also like the KDJ11-A, it can also use the FPJ11 Floating Point Accelerator to speed up the FP11 implementation in the J-11.