Search results

Create the page "PDP-11 processors" on this wiki! See also the search results found.

• DECnet
  ...t Corporation|DEC]], originally released in 1975 in order to connect two [[PDP-11]] [[minicomputer]]s. It evolved into one of the first peer-to-peer network ...and [[VMS]] (from VMS V1.0 / DECnet-VAX V1.0) with communications between processors still limited to point-to-point links only. Introduction of file transfer
  17 KB (2,405 words) - 17:43, 13 January 2024
• RSX-11
  | architecture = [[PDP-11]] ...is a family of [[real-time system|real-time]] [[operating system]]s for [[PDP-11]] computers, created by [[Digital Equipment Corporation|DEC]]; it was commo
  7 KB (1,188 words) - 22:11, 6 August 2023
• PDP-11
  The '''PDP-11''' is a series of [[minicomputer]]s introduced in 1969 [1] by the [[Digital ....jpg|right|thumb|300px|[[Front panel]] of the [[KA11 CPU|KA11]], the first PDP-11 model]]
  10 KB (1,393 words) - 16:03, 23 April 2024
• QBUS
  ...from [[Digital Equipment Corporation|DEC]]. It was widely used in later [[PDP-11]]s and smaller [[VAX]]en. ...e warning is accurate, though: [http://web.frainresearch.org:8080/projects/pdp-11/micronotes/micronote28.txt MicroNote 28] says "MSV11-J MODULES CAN[NOT] BE
  13 KB (2,043 words) - 23:27, 14 January 2024
• PDP-11/23
  [[Image:pdp11-23.jpg|150px|thumb|right|A PDP-11/23]] The '''PDP-11/23''' was the second [[QBUS]] [[PDP-11]] system; it used the [[KDF11-A CPU]] (M8189).
  2 KB (289 words) - 13:31, 15 May 2022
• Digital Equipment Corporation
  * [[List of Programmed Data Processors]] * [[:Category:DEC Processors|DEC Processors]]
  5 KB (624 words) - 19:19, 19 March 2024
• PDP-10
  DEC sold 4 different generations of PDP-10 processors: the [[KA10]], the [[KI10]], the [[KL10]], and the small [[KS10]]. All exce ...Synchronous Communication Multiplexer uses a DL10 to communicate with a [[PDP-11/20]] which has one or more [[DS11 Multiple Line Synchronous Interface]]s to
  11 KB (1,640 words) - 20:59, 8 March 2024
• A UNIX™ Operating System for the DEC VAX-11/780 Computer
  ...the same as a PDP-11/70 and executes most programs somewhat faster than a PDP-11/70. ...es), and that a long has its two halves stored in a different order on the PDP-11 than on the VAX-11. Characters still suffer sign extension when converted t
  49 KB (7,745 words) - 14:29, 6 May 2023
• J-11 chip set
  ...igh-performance [[Metal Oxide Semiconductor|CMOS]] implementation of the [[PDP-11 architecture]], used in both the [[KDJ11 CPUs]], and a variety of periphera It implements the full [[PDP-11 Memory Management]] architecture (with split Instruction and Data address s
  2 KB (242 words) - 23:19, 29 February 2024
• KDF11-A CPU
  The '''KDF11-A CPU''' is a [[PDP-11]] [[Central Processing Unit|CPU]] for the [[QBUS]]; it is a [[DEC card form ...chip]] and the [[KEF11-A floating point chip]], but not the [[KEF11-B]] [[PDP-11 Commercial Instruction Set]] (CIS); for higher performance [[floating point
  3 KB (424 words) - 02:05, 10 July 2023
• KDJ11-A CPU
  ...oard, and was used to upgrade [[PDP-11/23]] systems. (Confusingly, no DEC 'PDP-11/xx' system is specified as using the KDJ11-A.) [[Category: PDP-11 QBUS Processors]]
  2 KB (355 words) - 21:05, 2 July 2023
• KEV11-A floating point
  ...set|LSI-11]] [[Central Processing Unit|CPU]] which adds support for the [[PDP-11 Extended Instruction Set]] and also [[FIS floating point]]. [[Category: PDP-11 Processors]]
  758 bytes (123 words) - 14:07, 30 June 2023
• UNIX System V
  ...computers. The largest one I've used was for an AT&T call centre with 32 processors and 1GB of RAM serving X11 sessions to users which then ran x3270 sessions [[Category: PDP-11 Operating Systems]]
  1 KB (190 words) - 04:26, 29 December 2022
• KDF11-B CPU
  ...itecture|PDP-11]] [[Central Processing Unit|CPU]] for the [[PDP-11/23_PLUS|PDP-11/23+]] was implemented as a single [[DEC card form factor|quad]] card, the K ...so hold the [[KEF11-B CIS chip|KEF11-B]] 6-chip carrier implementing the [[PDP-11 Commercial Instruction Set]].
  3 KB (507 words) - 10:58, 29 March 2022
• TPA-11/580
  ...to any other country of the "eastern bloc". The VAX had an appeal with its PDP-11 compatibility mode, and it was microcoded, so the main goal was to construc :: ''244 native instruction + PDP-11 instructions for compatibility mode
  4 KB (587 words) - 00:38, 2 January 2024
• KD11-E/EA microcode
  ...are mostly arranged in groups of eight, with one of each group for each [[PDP-11 architecture#Addressing modes|addressing mode]] in the [[operand]]s. (In th [[Category: PDP-11 UNIBUS Processors]]
  31 KB (3,760 words) - 05:02, 5 November 2022
• Bug fixes and changes in 4.1bsd
  compatible with the PDP-11 version 7 system and now sup- of the PDP-11 C compiler.
  39 KB (5,307 words) - 05:01, 11 December 2018
• LSI-11
  ...I-11''', first shipped in the Fall of 1975, was DEC's first cost-reduced [[PDP-11]] [[Central Processing Unit|CPU]], introducing the [[QBUS]], and using the ...1-C Commercial Instruction Set|KEV11-C]] provides a subset of the PDP-11 [[PDP-11 Commercial Instruction Set|CIS]] (it also apparently includes the EIS, but
  3 KB (411 words) - 22:06, 20 December 2023
• LSI-11/2
  ...cial Instruction Set‎|KEV11-C]], which provides a subset of the PDP-11 [[PDP-11 Commercial Instruction Set|CIS]] (it also apparently includes the EIS, but * [http://web.frainresearch.org:8080/projects/pdp-11/lsi-11.php LSI-11 Processors]
  2 KB (336 words) - 18:34, 19 July 2023
• KUV11 Writeable Control Store
  ...ram]]s. It allows additional, custom [[instruction]]s to be added to the [[PDP-11]] [[instruction set]]. * [http://www.bitsavers.org/pdf/dec/pdp11/1103/ PDP-11/03] - documentation at [[Bitsavers]]
  2 KB (337 words) - 21:12, 2 July 2023
• UNIX* System V and 4.1C BSD
  2.6.3 PDP-11 compatibility................. 18 2.9BSD has vfork for the PDP-11. 4.3BSD will eliminate
  113 KB (13,419 words) - 02:06, 17 December 2018
• KL10
  The '''KL10''' was the third generation of [[PDP-10]] processors. It was built out of [[Emitter-coupled logic|ECL]], on [[DEC card form fact ...]]s; they allowed connection of a [[PDP-11]] [[front end]]. At least one PDP-11, the 'master', was ''required''; it could [[bootstrap]] the KL10, including
  11 KB (1,737 words) - 13:06, 2 April 2024
• KA10
  ...''KA10''' was the first generation of [[PDP-10]] [[Central Processing Unit|processors]] (themselves, exact re-implementations of the earlier [[PDP-6]] architectu [[Category: PDP-10 Processors]]
  2 KB (298 words) - 07:28, 6 September 2023
• KI10
  The '''KI10''' was the second generation of [[PDP-10]] processors (themselves, exact re-implementations of the earlier [[PDP-6]] architecture [[Category: PDP-10 Processors]]
  3 KB (382 words) - 13:23, 5 November 2023
• KY11-LB Programmer's Console
  [[Image:KY11-LB.jpg|thumb|right|300px|A KY11-LB Programmer's Console on a PDP-11/04]] ...1-LB Programmer's Console''' was an option for the [[PDP-11/04]] and the [[PDP-11/34]] (the units for the two machines differed only in the number painted on
  7 KB (1,114 words) - 20:56, 24 October 2022
• FP11-B Floating-Point Processor
  ...the progenitor of the semi-standard [[FP11 floating point]] used in many [[PDP-11]]s. [[Category: PDP-11 UNIBUS Processors]]
  1 KB (201 words) - 02:17, 13 October 2022
• FP11-C Floating-Point Processor
  ...ogenitor of the semi-standard [[FP11 floating point]] used in many later [[PDP-11]]s. [[Category: PDP-11 UNIBUS Processors]]
  1 KB (209 words) - 02:18, 13 October 2022
• KDJ11-B CPU
  ...rd form factor|quad-height]] board, and is used in the [[PDP-11/83]] and [[PDP-11/84]] systems. ...rts the [[KTJ11-B UNIBUS adapter]], a QBUS->[[UNIBUS]] adapter used in the PDP-11/84.
  2 KB (391 words) - 16:40, 6 February 2024
• KDJ11-E CPU
  ...rd form factor|quad-height]] board, and is used in the [[PDP-11/93]] and [[PDP-11/94]] systems. [[Category: PDP-11 QBUS Processors]]
  2 KB (254 words) - 16:41, 6 February 2024
• KTJ11-B UNIBUS adapter
  ...apability to systems built around those CPU cards, the [[PDP-11/84]] and [[PDP-11/94]] systems respectively. ...ed as regular Q22/CD QBUS slots, by removing two jumpers. EK-PDP84-TM-PR4 (PDP-11/84 Technical Manual) says (in section 2.1.14, "Backplane (H9277-A)", pg. 2-
  6 KB (1,060 words) - 16:35, 6 February 2024
• KA11 CPU
  ...ing Unit|CPU]] of the [[PDP-11/20]], the first [[PDP-11]]. It was the only PDP-11 CPU which was not [[microcode]]d (since the cheap [[read-only memory|ROMs]] ...a 16x16 [[register file]], of which half are used to hold the machine's [[PDP-11 architecture|general registers]]; two of the others are used for internal t
  9 KB (1,356 words) - 23:10, 29 February 2024
• KDF11 CPUs
  The '''KDF11 CPUs''' are single-[[printed circuit board|board]] [[PDP-11]] [[Central Processing Unit|CPUs]] which all use the 'Fonz' [[F-11 chip set ...] - M8186 - [[QBUS]] [[DEC card form factor|dual]]-width CPU used in the [[PDP-11/23]]
  3 KB (394 words) - 13:49, 29 March 2022
• KDF11-U CPU
  ...e other [[KDF11 CPUs]]. It plugs into a custom slot in the likewise custom PDP-11/24 [[backplane]] ([[DEC part number]] 54-13817, assembly 70-16905). ...ouble-width [[KEF11-B CIS chip|KEF11-B]] 6-chip carrier implementing the [[PDP-11 Commercial Instruction Set]] (CIS) (not all KDF11 CPUs can hold this). In a
  6 KB (1,087 words) - 16:16, 6 February 2024
• KDJ11 CPUs
  There are several single-board [[PDP-11]] [[Central Processing Unit|CPUs]] which all use the 'Jaws' [[J-11 chipset] ...M8190 - QBUS quad-width CPU used in the [[PDP-11/73]], [[PDP-11/83]] and [[PDP-11/84]]
  3 KB (457 words) - 14:32, 21 February 2023
• F-11 chip set
  ...ed 'Fonz') was [[DEC]]'s second [[microprocessor]] implementation of the [[PDP-11 architecture]]. It was used in the [[KDF11 CPUs]]. The main [[Central Proce ...e optional [[KTF11-A memory management chip]] which implemented standard [[PDP-11 Memory Management]], and the optional [[KEF11-A floating point chip]] which
  2 KB (384 words) - 23:50, 28 March 2022
• KTJ11-A
  [[Category: PDP-11 Processors]]
  181 bytes (30 words) - 16:09, 16 December 2018
• KEF11-A floating point chip
  ...point chip''' is an optional [[integrated circuit|chip]] for [[KDF11 CPUs|PDP-11 CPUs]] which use the [[F-11 chip set]]. It contains [[microcode]] to implem [[Category: PDP-11 Processors]]
  899 bytes (153 words) - 17:43, 12 March 2021
• KTF11-A memory management chip
  .... It implemented the standard [[PDP-11 Memory Management]] (but only the [[PDP-11 Memory Management#Simplified subset|simplified subset]]). [[Category: PDP-11 Processors]]
  762 bytes (124 words) - 13:41, 12 August 2022
• KE11-F Floating Instruction Set
  ...nt]] unit for the [[KD11-A CPU]] of the [[PDP-11/40]]. It implements the [[PDP-11]] [[FIS floating point]], not the full [[FP11 floating point]]. [[Category: PDP-11 UNIBUS Processors]]
  2 KB (246 words) - 02:34, 12 October 2022
• KD11-E CPU
  ...1-E CPU''' was the first [[Central Processing Unit|CPU]] version for the [[PDP-11/34]]; it consisted of two [[DEC card form factor|hex]] [[printed circuit bo ...t|floating point]] unit or the [[KK11-A Cache Memory|KK11-A]] [[cache]]; a PDP-11/34 system needed the upgraded [[KD11-EA CPU]] for that.
  5 KB (791 words) - 02:23, 6 December 2022
• KD11-EA CPU
  ...he [[Central Processing Unit|CPU]] for the [[PDP-11/34A]] version of the [[PDP-11/34]]; it consisted of two [[DEC card form factor|hex]] [[printed circuit bo | E74 || 23-110A1 || 32x8 || [[PDP-11 Extended Instruction Set|EIS]] Decoder
  6 KB (1,045 words) - 22:47, 31 March 2022
• KY11-LA Operator's Console
  [[Image:KY11-LA.jpg|thumb|right|300px|A KY11-LA Operator's Console on a PDP-11/04]] ...''' was the standard basic [[front panel]] for the [[PDP-11/04]] and the [[PDP-11/34]] (the units for the two machines differed only in the number painted on
  2 KB (358 words) - 18:29, 3 April 2022
• FPJ11 floating point accelerator
  ...[[floating point]] [[co-processor]] for the DCJ11 [[J-11 chip set|J-11]] [[PDP-11]] [[Central Processing Unit|CPU]] [[integrated circuit|chip]], which implem * [https://www.subgeniuskitty.com/development/pdp-11/references/fpj11_compat DCJ11/FPJ11 Compatibility]
  2 KB (276 words) - 21:06, 2 July 2023
• KS10
  The '''KS10''' was the fourth and last generation of [[PDP-10]] processors (themselves, exact re-implementations of the earlier [[PDP-6]] architecture [[Category: PDP-10 Processors]]
  8 KB (1,237 words) - 19:48, 14 July 2023
• FP11-A Floating-Point Processor
  ...[DEC card form factor|hex]] board, the '''M8267'''. It supports the full [[PDP-11]] [[FP11 floating point]]. ..., and a 10 pin connector to the M8266 card. (This was likely because the [[PDP-11/34]] could be field-upgraded from a [[KD11-E CPU]], which did not support t
  4 KB (734 words) - 02:17, 13 October 2022
• KK11-A Cache Memory
  ...U through an '[[over the back]]' connector. (This was likely because the [[PDP-11/34]] could be field-upgraded from a [[KD11-E CPU]], which did not support t ...s are at the same locations as some of the memory/cache registers in the [[PDP-11/70]], but they are generally incompatible with those in the /70, except as
  4 KB (553 words) - 02:36, 12 October 2022
• KD11-A CPU
  ...''' [[PDP-11]] [[Central Processing Unit|CPU]] for the [[PDP-11/35]] and [[PDP-11/40]] was a multi-board [[microcode|micro-programmed]] processor. Support for the [[PDP-11 Extended Instruction Set|EIS]] was optional, with the [[KE11-E Extended Ins
  4 KB (588 words) - 05:52, 8 April 2024
• DL10 PDP-11 Data Link
  ...the PDP-11's [[main memory]], and vice versa (although the ability of the PDP-11 to do so is limited by the DL10's settings). ...also up to two [[PDP-10 I/O Bus]]ses (allowing it to be controlled by both processors in a multi-[[Central Processing Unit|CPU]] system). So, it could be connect
  5 KB (664 words) - 17:27, 7 November 2023
• MINITS
  ...[graphics terminal]]s, and provide [[Chaosnet]] [[front end]]s to [[KL10]] processors. [[Category: PDP-11 Operating Systems]]
  3 KB (347 words) - 08:50, 27 February 2024
• KD11-B CPU
  ...''' [[PDP-11]] [[Central Processing Unit|CPU]] for the [[PDP-11/05]] and [[PDP-11/10]] was a two-board [[microcode|micro-programmed]] processor contained on ...-cost PDP-11s, it did not support either hardware [[floating point]], or [[PDP-11 Extended Instruction Set|EIS]]. It did include an [[asynchronous serial lin
  11 KB (1,726 words) - 21:07, 2 July 2023
• RTS-8
  1 KB (166 words) - 00:32, 23 June 2020
• KB11-A CPU
  ...-B Floating-Point Processor]] and [[KT11-C Memory Management Unit]] of the PDP-11/45 plugged into the CPU's [[backplane]]. ...e special high-speed [[MS11 Semiconductor Memory System]], specific to the PDP-11/45, which plugged into a special [[bus]], the Fastbus, which was also part
  3 KB (395 words) - 21:08, 2 July 2023
• KB11-D CPU
  ...ocessing Unit|CPU]] is the later [[Central Processing Unit|CPU]] for the [[PDP-11/45]]; it differed from the earlier [[KB11-A CPU]] in that is used the [[syn ...e special high-speed [[MS11 Semiconductor Memory System]], specific to the PDP-11/45, which plugged into a special [[bus]], the Fastbus, which was also part
  2 KB (307 words) - 12:32, 11 October 2022
• KT11-C Memory Management Unit
  ...Memory Management]] architecture; in fact, the KT11-C is the archetype for PDP-11 memory management units. [[Category: PDP-11 UNIBUS Processors]]
  2 KB (231 words) - 02:38, 12 October 2022
• KE11-E Extended Instruction Set
  ...tional [[PDP-11 Extended Instruction Set]] for the [[KD11-A CPU]] of the [[PDP-11/40]]; it implements multiply, divide, and multi-bit shift instructions. It [[Category: PDP-11 UNIBUS Processors]]
  2 KB (304 words) - 02:33, 12 October 2022
• FP11-F Floating-Point Processor
  ...the [[hardware]] [[floating point]] option for the [[KD11-Z CPU]] of the [[PDP-11/44]]. It implements the full [[FP11 floating point]]; it consists of a sing [[Category: PDP-11 UNIBUS Processors]]
  961 bytes (149 words) - 02:20, 13 October 2022
• KD11-Z CPU
  ...the terminal letter code 'Z' was a tip to the fact that it was the last [[PDP-11]] CPU to be made out of discrete [[integrated circuit|chips]], and not a [[ Full [[PDP-11 Memory Management]] and a [[cache]] (the [[KK11-B Cache Memory|KK11-B]]) we
  4 KB (668 words) - 15:59, 6 February 2024
• KB11-B CPU
  ...U]] is the earlier CPU for the [[PDP-11/70]]. It is heavily based on the [[PDP-11/45]]'s [[KB11-A CPU]]; the -11/70 is basically an -11/45 with a [[cache]], Full [[PDP-11 Memory Management]] and the cache were standard on all KB11-B's. It used a
  3 KB (456 words) - 21:08, 2 July 2023
• KB11-C CPU
  The '''KB11-C''' [[Central Processing Unit|CPU]] is the later CPU for the [[PDP-11/70]]; it is basically the same as the earlier [[KB11-B CPU]], except that i '''''Note''''': ''The DEC documentation contains an error here. The "PDP-11/70 Maintenance and Installation Manual", EK-11070-MM-002, refers to the M81
  2 KB (260 words) - 21:03, 24 October 2022
• Co-processor
  ...oating point]] units of many [[PDP-11]]s); [[channel]]s are effectively co-processors which are specialized to doing [[input/output|I/O]].
  528 bytes (79 words) - 16:25, 15 December 2018
• KEF11-B CIS chip
  ...ircuit board|boards]] which use the [[F-11 chip set]]; it implements the [[PDP-11 Commercial Instruction Set]]. [[Category: PDP-11 Processors]]
  650 bytes (102 words) - 18:57, 30 May 2021
• FPF11 floating point processor
  [[Category: PDP-11 Processors]]
  2 KB (383 words) - 02:31, 12 October 2022
• RS64 disk drive
  ...[[PDP-11]]s. (No [[PDP-8 family|PDP-8]] or other [[List of Programmed Data Processors|early DEC system]] [[device controller]] has yet been seen for it, although
  2 KB (258 words) - 22:12, 14 August 2023
• KEV11-C Commercial Instruction Set
  ...it|chip]] for [[LSI-11 chip set]] which adds support for a subset of the [[PDP-11 Commercial Instruction Set]], sometimes known as DIS ([[DIBOL]] instruction It also apparently includes the [[PDP-11 Extended Instruction Set]] (but not the [[FIS floating point|FIS]]).
  1 KB (241 words) - 21:11, 2 July 2023
• KEV11-B Extended Instruction Set
  ...grated circuit|chip]] for [[LSI-11 chip set]] which adds support for the [[PDP-11 Extended Instruction Set]], but not also [[FIS floating point]] (like the [ [[Category: PDP-11 Processors]]
  466 bytes (75 words) - 21:12, 2 July 2023
• LSI-11 chip set
  ...n any of the three uROM positions. The first two uROMs contain the basic [[PDP-11]] [[instruction set]]; the third uROM is optional, and a number of differen ...Commercial Instruction Set‎|KEV11-C]] provides a subset of the PDP-11 [[PDP-11 Commercial Instruction Set|CIS]] (it also apparently includes the EIS, but
  5 KB (773 words) - 22:42, 20 December 2023
• KD11-D CPU
  ...rd form factor|hex]] [[printed circuit board|card]] (the M7263), the first PDP-11 CPU to be built on a single card. ...ction Set|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).
  2 KB (385 words) - 22:37, 31 March 2022
• KT11-D Memory Management Unit
  ...1/40]] which provided [[memory management]]. It did not provide the full [[PDP-11 Memory Management]], but the simplified subset; in fact, the KT11-D is the ...ee e.g. EK-11040-TM-002, pg. 4-22) but this may just be an artifact of DEC PDP-11 software.
  2 KB (258 words) - 00:29, 30 December 2023
• KD11-K CPU
  ...]] of the [[PDP-11/60]]. It provided the [[PDP-11 Memory Management|subset PDP-11 memory management]], and used a [[UNIBUS]] for its [[main memory]] access ( * [http://www.bitsavers.org/pdf/dec/pdp11/1160/ PDP-11/60] - BitSavers
  4 KB (536 words) - 12:34, 11 October 2022
• FP11-E Floating Point Processor
  ...ional [[hardware]] [[floating point]] unit for the [[KD11-K CPU]] of the [[PDP-11/60]]. The KD11-K provided the full [[FP11 floating point]] using [[microcod [[Category: PDP-11 UNIBUS Processors]]
  1 KB (229 words) - 02:19, 13 October 2022
• S-1 supercomputer
  ...via what was effectively a [[local area network|LAN]] which ran to all the processors. That LAN was to be a [[bus]] (similar to an [[Ethernet]]) in the initial i
  3 KB (478 words) - 20:31, 1 March 2024
• LSI-11 CPUs
  ...CPUs''' were [[Digital Equipment Corporation|DEC]]'s first cost-reduced [[PDP-11]] [[Central Processing Unit|CPUs]], using a [[microprocessor]] (the [[LSI-1 ...cycle]]s, at 1.4-2.1 μseconds per cycle - depending on the operand modes, PDP-11 instructions could add up to 6 additional memory cycles per instruction, ab
  3 KB (453 words) - 16:35, 6 April 2024
• Bus Arbitration on the Unibus and QBUS
  ...arbitration works on these two buses. For those details, refer to DEC's ''PDP-11 Bus Handbook''. [1] It covers both the Unibus and QBUS and we will refer to ...nd occasionally had editing errors. Another take on the Unibus is found in PDP-11 ''Unibus Design Description'' [2] and a later description of the QBUS (whic
  21 KB (3,685 words) - 04:35, 28 November 2023
• Systems Concepts DM-10
  [[Category: PDP-10 Processors]]
  569 bytes (87 words) - 13:13, 16 November 2023
• KJ11-A Stack Limit Register
  ...for the [[KD11-A CPU]] of the [[PDP-11/40]]. The basic KD11-A implements [[PDP-11 stacks#Stack limits|stack limit]] functionality, but at a fixed [[address]] ...avers.org/pdf/dec/pdp11/1140/PDP-1140_System_Engr_Drawings_Rev_P_Jun74.pdf PDP-11/40 system engineering drawings] (pp. 109-113 of the PDF)
  995 bytes (154 words) - 02:35, 12 October 2022
• T-11 chip
  ...ocumentation used 'T-11') was a [[microprocessor]] implementation of the [[PDP-11 architecture]]. It was primarily intended for use in [[embedded system]]s, The T-11 implemented a subset of the PDP-11 architecture; it had neither [[memory management]], nor [[floating point]],
  2 KB (283 words) - 02:27, 20 September 2022
• MLP-900
  ...n of Two Microprogrammable Processors] - overview of the MLP-900 and the [[PDP-11/40E]]
  3 KB (477 words) - 15:39, 24 April 2024
• BCC 500
  ...d, as well as a subset of the [[SDS 940|940]] instruction set. Two of the processors have expanded hardware capabilities and run user code. The other four are ...nters. This was replaced by a [[Hewlett-Packard|HP]]2100A at Hawaii. A [[PDP-11/10]] running [[ELF operating system|ELF]] connected to the [[ARPANET]].
  2 KB (319 words) - 17:44, 29 April 2024
• KK11-B Cache Memory
  ...'KK11-B Cache Memory''' was a standard part of the [[KD11-Z CPU]] of the [[PDP-11/44]], a high-speed [[cache]] for the [[Central Processing Unit|CPU]]. ...ostly at the same locations as some of the memory/cache registers in the [[PDP-11/70]], but they are generally incompatible with those in the /70.
  3 KB (501 words) - 16:27, 6 February 2024
• KY11-L to CPU interface
  ...the [[KD11-E CPU]] of the [[PDP-11/34]], and the [[KD11-EA CPU]] of the [[PDP-11/34A]]. ...E%20KD11-D%20Processor%20Manual%20(PDP-11-04).pdf KD11-D Processor Manual (PDP-11/04)] (EK-KD11D-TM-PRE)
  4 KB (650 words) - 16:50, 4 December 2022
• PDP-11/40E
  The '''PDP-11/40E''' was a modified version of the basic [[PDP-11/40]], produced in small numbers at [[CMU]] for use in the [[C.mmp]] [[multi The PDP-11/40E was also used at [[BBN]] for [[INTERLISP|Interlisp-11]].
  1 KB (183 words) - 16:20, 11 January 2024
• KDJ11-D CPU
  ...called [[S-box]] format, for the [[BA200]] enclosure. It was used in the [[PDP-11/53]] and the [[DECserver 500]] [[Terminal Server]]. [[Category: PDP-11 QBUS Processors]]
  3 KB (529 words) - 12:01, 15 August 2022
• M8264 No-SACK Timeout Module
  ...or the [[KD11-D CPU]] of the [[PDP-11/04]] and the [[KD11-E CPU]] of the [[PDP-11/34]]. ...[M9302 UNIBUS terminator|M9302]]], the SACK timeout feature found on other processors is not required"
  4 KB (740 words) - 16:41, 20 April 2022
• KD32 CPU
  The KD32 uses standard Q22 [[QBUS memories]] (as used in QBUS [[PDP-11]]s). [[Category: VAX QBUS Processors]]
  2 KB (298 words) - 06:29, 28 June 2022
• KS11 Memory Protection and Relocation option
  ...t]] for the [[PDP-11/20]]. (Starting with the next [[PDP-11]] model, the [[PDP-11/45]], memory management was standard, so the KS11 became obsolete.) It was [[Category: PDP-11 UNIBUS Processors]]
  5 KB (754 words) - 17:58, 29 February 2024
• VAX 85x0, 8700, 88xx, and 897x systems
  ...tion models introduced [[Symmetric Multiprocessing]] (SMP) with up to four processors in conjunction with [[VMS]] V5.0. ...e operations; the first generation models used a special version of the [[PDP-11]]-based [[Professional 300 Series|Professional 380]], the second generation
  6 KB (844 words) - 22:15, 29 April 2024
• VSV21 Graphic System
  ...ctionality [[graphics]] control module capable of working on the following processors: * [[PDP-11/23+]]
  3 KB (368 words) - 19:42, 9 March 2024
• Installing ULTRIX-11 V1.0 on SIMH
  Micro/pdp-11 optional software load/unload Micro/pdp-11 optional software load/unload
  33 KB (4,919 words) - 12:31, 21 June 2023
• DEC Software-related Order Codes
  ...s and Services for new processors while Software Products and Services for processors already introduced remained in the old 7-Character Format. *J - [[PDP-11]] [[UNIBUS]]-based ([[RT-11]], [[ULTRIX-11]])
  6 KB (972 words) - 17:56, 25 April 2024
• KE44-A Commercial Instruction Set Processor
  ...ssor]] for the [[KD11-Z CPU]] of the [[PDP-11/44]] which implemented the [[PDP-11 Commercial Instruction Set]]. [[Category: PDP-11 UNIBUS Processors]]
  831 bytes (119 words) - 21:09, 5 July 2023
• KC11 CPU
  ...] version of the [[PDP-11/20]]. It was essentially the [[KA11 CPU]] of the PDP-11/20, with several minor emendations to justify a lower price: The 'basic' [[front panel]] of the PDP-11/15 was the KY11-B; it had only 'power' and 'run' lights, and 'start', 'halt
  1 KB (202 words) - 01:40, 6 July 2023
• PDP-9 control memory
  [[Category: DEC Processors]]
  11 KB (1,387 words) - 09:37, 13 August 2023
• VT36 Color Graphics Display Control System
  ...stem''' is based on the [[VSV11 Graphic System]] enhanced by a dedicated [[PDP-11]] processor and a special high level Picture Definition Language. The full An intelligent, multiple display control system for PDP-11 and [[VAX]] computers.
  16 KB (2,398 words) - 12:26, 27 February 2024
• Common File System
  CI20 has started, a CFRECN BUGHLT is issued on processors with lower
  53 KB (6,770 words) - 13:15, 16 November 2023
• MCA25 KL Cache/Paging Upgrade
  [[Category: PDP-10 Processors]]
  2 KB (342 words) - 18:10, 14 November 2023
• MCA20 Cache
  [[Category: PDP-10 Processors]]
  3 KB (490 words) - 18:09, 14 November 2023
• IBM I/O channel
  ...ode]] in the CPU; on high-end systems, the channels were discrete physical processors. * [[DX11-B System 360/370 Channel to PDP-11 Unibus Interface]]
  5 KB (704 words) - 17:20, 9 April 2024