MJ11 memory system

From Computer History Wiki
Revision as of 21:57, 10 December 2016 by Jnc (talk | contribs) (A start)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The MJ11 memory system was a core main memory system for the PDP-11/70. It came in two variants, the MJ11-A (which used 32KB core stack modules), and the MJ11-B (which used 64KB modules).

It was housed in a BA11 rack, and used a custom backplane. A backplane held a pair of control boards (an M8147 or M8148 control and timing board, and an M8149 transceiver board; the M8148 could only be used with 32KB core stack modules, whereas the M8147 could be used with either), and between 1 and 4 pairs of core stack sets.

A 32KB core stack set consisted of:

  • G235 X-Y driver
  • G114 sense/inhibit module
  • H217-C core stack

A 64KB set consisted of:

  • G236 X-Y driver
  • G116 sense/inhibit module
  • H224-C core stack

See also